参数资料
型号: BX805555080A
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 64-BIT, MICROPROCESSOR, BGA771
封装: LGA-771
文件页数: 14/104页
文件大小: 3690K
代理商: BX805555080A
Dual-Core Intel Xeon Processor 5000 Series Datasheet
17
Electrical Specifications
The processor core frequency is configured during reset by using values stored
internally during manufacturing. The stored value sets the highest bus fraction at which
the particular processor can operate. If lower speeds are desired, the appropriate ratio
can be configured via the IA32_FLEX_BRVID_SEL MSR. For details of operation at core
frequencies lower than the maximum rated processor speed, refer to the IA-32 Intel
Architecture Software Developer’s Manual, Volume 3A &3B.
Clock multiplying within the processor is provided by the internal phase locked loop
(PLL), which requires a constant frequency BCLK[1:0] input, with exceptions for spread
spectrum clocking. The Dual-Core Intel Xeon Processor 5000 series utilize differential
clocks. Table 2-1 contains processor core frequency to FSB multipliers and their
corresponding core frequencies.
Notes:
1.
Individual processors operate only at or below the frequency marked on the package.
2.
Listed frequencies are not necessarily committed production frequencies.
3.
For valid processor core frequencies, refer to the Dual-Core Intel Xeon Processor 5000 series
Specification Update.
4.
Mid-voltage (MV) processors only.
5.
The lowest bus ratio supported by the Dual-Core Intel Xeon Processor 5000 series is 1/12.
2.4.1
Front Side Bus Frequency Select Signals (BSEL[2:0])
Upon power up, the FSB frequency is set to the maximum supported by the individual
processor. BSEL[2:0] are open drain outputs which must be pulled up to VTT, and are
used to select the FSB frequency. Please refer to Table 2-12 for DC specifications.
Table 2-2 defines the possible combinations of the signals and the frequency associated
with each combination. The frequency is determined by the processor(s), chipset, and
clock synthesizer. All FSB agents must operate at the same core and FSB frequency.
See the appropriate platform design guidelines for further details.
Table 2-1.
Core Frequency to FSB Multiplier Configuration
Core Frequency to FSB
Multiplier
Core Frequency with
166 MHz FSB Clock
Processor Number
Notes
1/16
2.67 GHz
5030
1, 2, 3, 4
1/18
3 GHz
5050
1, 2, 3, 4
Core Frequency to FSB
Multiplier
Core Frequency with
266 MHz FSB Clock
Notes
1/12
3.20 GHz
5063
1, 2, 3, 4
1/12
3.20 GHz
5060
1, 2, 3, 5
1/14
3.73 GHz
5080
1, 2, 3
Table 2-2.
BSEL[2:0] Frequency Table
BSEL2
BSEL1
BSEL0
Bus Clock Frequency
0
266.67 MHz
001
Reserved
010
Reserved
0
1
166.67 MHz
100
Reserved
101
Reserved
110
Reserved
111
Reserved
相关PDF资料
PDF描述
BX805555030P 64-BIT, MICROPROCESSOR, BGA771
BX80557E2140 MICROPROCESSOR, PBGA775
BXM80526B600128 64-BIT, 600 MHz, MICROPROCESSOR, PBGA495
BXM80526B700128 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
BXM80526B700 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
相关代理商/技术参数
参数描述
BX805565120P S L9RY 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 5120 RISC 64-Bit 65nm 1.86GHz 771-Pin LGA Box
BX805565130A S LAGC 制造商:Intel 功能描述:5100 MEMORY CONTROLLER HUB CHIPSET
BX805565140P S LABN 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 5140 RISC 64-Bit 65nm 2.33GHz 1.35V/1.5V 771-Pin FCLGA6 Box
BX805565148A S LABH 制造商:Intel 功能描述:MPU Xeon
BX805565160A S L9RT 制造商:Intel 功能描述:MPU Xeon? Processor 5160 RISC 64-Bit 65nm 3GHz 1.35V/1.5V 771-Pin FCLGA6 Box