- 您现在的位置：买卖IC网 > PDF目录298893 > BX805555080A (INTEL CORP) 64-BIT, MICROPROCESSOR, BGA771 PDF资料下载
参数资料
| 型号： | BX805555080A |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, MICROPROCESSOR, BGA771 |
| 封装： | LGA-771 |
| 文件页数： | 69/104页 |
| 文件大小： | 3690K |
| 代理商： | BX805555080A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
Dual-Core Intel Xeon Processor 5000 Series Datasheet
67
Signal Definitions
TESTHI[11:0]
I
TESTHI[11:0] must be connected to a V
TT power source through a resistor for proper
processor operation. Refer to Section 2.6 for TESTHI grouping restrictions.
THERMDA
THERMDA2
Other
Thermal Diode Anode. THERMDA connects to processor core 0, THERMDA2 connects
to processor core 1. Refer to the appropriate platform design guidelines for
implementation details.
THERMDC
THERMDC2
Other
Thermal Diode Cathode. THERMDC connects to processor core 0. THERMDC2
connects to processor core 1. Refer to the appropriate platform design guidelines for
implementation details.
THERMTRIP#
O
Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction
temperature has reached a temperature beyond which permanent silicon damage
may occur. Measurement of the temperature is accomplished through an internal
thermal sensor. Upon assertion of THERMTRIP#, the processor will shut off its
internal clocks (thus halting program execution) in an attempt to reduce the
processor junction temperature. To protect the processor its core voltage (VCC) must
be removed following the assertion of THERMTRIP#. Intel is currently evaluating
whether VTT must also be removed.
Driving of the THERMTRIP# signals is enabled within 10 ms of the assertion of
PWRGOOD and is disabled on de-assertion of PWRGOOD. Once activated,
THERMTRIP# remains latched until PWRGOOD is de-asserted. While the de-assertion
of the PWRGOOD signal will de-assert THERMTRIP#, if the processor’s junction
temperature remains at or above the trip level, THERMTRIP# will again be asserted
within 10 ms of the assertion of PWRGOOD.
1
TMS
I
TMS (Test Mode Select) is a JTAG specification support signal used by debug tools.
See the eXtended Debug Port: Debug Port Design Guide for UP and DP Platforms for
further information.
TRDY#
I
TRDY# (Target Ready) is asserted by the target to indicate that it is ready to receive
a write or implicit writeback data transfer. TRDY# must connect the appropriate pins
of all FSB agents.
TRST#
I
TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be driven
low during power on Reset.
VCCA
IVCCA provides isolated power for the analog portion of the internal processor core
PLL’s. Refer to the appropriate platform design guidelines for complete
implementation details.
VCCIOPLL
IVCCIOPLL provides isolated power for digital portion of the internal processor core
PLL’s. Follow the guidelines for VCCA, and refer to the appropriate platform design
guidelines for complete implementation details.
VCC_DIE_SENSE
VCC_DIE_SENSE2
O
VCC_DIE_SENSE and VCC_DIE_SENSE2 provide an isolated, low impedance
connection to each processor core power and ground. These signals should be
connected to the voltage regulator feedback signal, which insures the output voltage
(that is, processor voltage) remains within specification. Please see the applicable
platform design guide for implementation details.
VID[5:0]
O
VID[5:0] (Voltage ID) pins are used to support automatic selection of power supply
voltages (VCC). These are CMOS signals that are driven by the processor and must be
pulled up through a resistor. Conversely, the voltage regulator output must be
disabled prior to the voltage supply for these pins becomes invalid. The VID pins are
needed to support processor voltage specification variations. See Table 2-3 for
definitions of these pins. The VR must supply the voltage that is requested by these
pins, or disable itself.
VID_SELECT
O
VID_SELECT is an output from the processor which selects the appropriate VID table
for the Voltage Regulator. Dual-Core Intel Xeon Processor 5000 series pull this signal
to ground on the package as this signal is not connected to the processor die.
VSS_DIE_SENSE
VSS_DIE_SENSE2
O
VSS_DIE_SENSE and VSS_DIE_SENSE2 provide an isolated, low impedance
connection to each processor core power and ground. These signals should be
connected to the voltage regulator feedback signal, which insures the output voltage
(that is, processor voltage) remains within specification. Please see the applicable
platform design guide for implementation details.
VSSA
IVSSA provides an isolated, internal ground for internal PLL’s. Do not connect directly
to ground. This pin is to be connected to VCCA and VCCIOPLL through a discrete filter
circuit.
Table 5-1.
Signal Definitions (Sheet 7 of 8)
Name
Type
Description
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| BX805555030P | 64-BIT, MICROPROCESSOR, BGA771 |
| BX80557E2140 | MICROPROCESSOR, PBGA775 |
| BXM80526B600128 | 64-BIT, 600 MHz, MICROPROCESSOR, PBGA495 |
| BXM80526B700128 | 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495 |
| BXM80526B700 | 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX805565120P S L9RY | 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 5120 RISC 64-Bit 65nm 1.86GHz 771-Pin LGA Box |
| BX805565130A S LAGC | 制造商:Intel 功能描述:5100 MEMORY CONTROLLER HUB CHIPSET |
| BX805565140P S LABN | 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 5140 RISC 64-Bit 65nm 2.33GHz 1.35V/1.5V 771-Pin FCLGA6 Box |
| BX805565148A S LABH | 制造商:Intel 功能描述:MPU Xeon |
| BX805565160A S L9RT | 制造商:Intel 功能描述:MPU Xeon? Processor 5160 RISC 64-Bit 65nm 3GHz 1.35V/1.5V 771-Pin FCLGA6 Box |
发布紧急采购，3分钟左右您将得到回复。