- 您现在的位置：买卖IC网 > PDF目录17120 > DK-DEV-2AGX125N (Altera)KIT DEV ARRIA II GX FPGA 2AGX125 PDF资料下载
参数资料
| 型号： | DK-DEV-2AGX125N |
| 厂商： | Altera |
| 文件页数： | 35/90页 |
| 文件大小： | 0K |
| 描述： | KIT DEV ARRIA II GX FPGA 2AGX125 |
| 产品培训模块： | Arria II GX FPGA Three Reasons to Use FPGA's in Industrial Designs |
| 特色产品： | Arria? II GX FPGA Development Kit |
| 标准包装： | 1 |
| 系列： | Arria II GX |
| 类型： | FPGA |
| 适用于相关产品： | EP2AGX125EF35 |
| 所含物品： | 板，线缆，CD，DVD，电源 |
| 产品目录页面： | 605 (CN2011-ZH PDF) |
| 相关产品： | 544-2599-5-ND - IC ARRIA II GX 125K 1152FBG 544-2598-5-ND - IC ARRIA II GX 125K 1152FBG 544-2597-5-ND - IC ARRIA II GX 125K 1152FBG |
| 其它名称： | 544-2600 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页
1–32
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
-3 dB Bandwidth
PCIe Gen1
2.5 - 3.5
MHz
PCIe Gen2
6 - 8
MHz
(OIF) CEI PHY at
4.976 Gbps
7 - 11
MHz
(OIF) CEI PHY at
6.375 Gbps
5 - 10
MHz
XAUI
2 - 4
MHz
SRIO 1.25 Gbps
3 - 5.5
MHz
SRIO 2.5 Gbps
3 - 5.5
MHz
SRIO 3.125 Gbps
2 - 4
MHz
GIGE
2.5 - 4.5
MHz
SONET OC12
1.5 - 2.5
MHz
SONET OC48
3.5 - 6
MHz
Transceiver-FPGA Fabric Interface
Interface speed
—
25
—
325
25
—
250
MHz
Digital reset pulse width
—
Minimum is two parallel clock cycles
—
Notes to Table 1–35:
(1) The 3x speed grade is the fastest speed grade offered in the following Arria II GZ devices: EP2AGZ225, EP2AGZ300, and EP2AGZ350.
(2) The rise and fall time transition is specified from 20% to 80%.
(3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula:
REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
(4) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in Transmitter only mode. The minimum
reconfig_clk
frequency is 37.5 MHz if the transceiver channel is configured in Receiver only or Receiver and Transmitter mode.
(5) If your design uses more than one dynamic reconfiguration controller (altgx_reconfig) instances to control the transceiver (altgx)
channels physically located on the same side of the device AND if you use different reconfig_clk sources for these altgx_reconfig
instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
(6) The device cannot tolerate prolonged operation at this absolute maximum.
(7) You must use the 1.1-V RX VICM setting if the input serial data standard is LVDS.
(8) The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver
Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to
derive the minimum eye opening requirement with Receiver Equalization enabled.
(9) The rate matcher supports only up to
± 300 ppm.
(10) Time taken to rx_pll_locked goes high from rx_analogreset de-assertion. Refer to Figure 1–1 on page 1–33.
(11) Time for which the CDR must be kept in lock-to-reference mode after rx_pll_locked goes high and before rx_locktodata is asserted in
manual mode. Refer to Figure 1–1 on page 1–33.
(12) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode. Refer to Figure 1–1 on page 1–33.
(13) Time taken to recover valid data after the rx_freqlocked signal goes high in automatic mode. Refer to Figure 1–2 on page 1–33.
(14) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the Transceiver
(15) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
(16) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 5 of 5)
Symbol/
Description
Conditions
–C3 and –I3 (1)
–C4 and –I4
Unit
Min
Typ
Max
Min
Typ
Max
相关PDF资料 |
PDF描述 |
|---|---|
| DK-V6-EMBD-G-J | DEV KIT EMBEDDED VIRTEX 6 |
| VE-J5V-EZ | CONVERTER MOD DC/DC 5.8V 25W |
| AP432AL-13 | IC VREF SHUNT PREC ADJ 8-SOP |
| GCC18DRTH-S13 | CONN EDGECARD 36POS .100 EXTEND |
| RCM15DRXS | CONN EDGECARD 30POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DK-DEV-2AGX260N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP2AGX260 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3C120N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3CLS200N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3SL150N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-3SL150N/ES | 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES |
发布紧急采购，3分钟左右您将得到回复。