参数资料
型号: DK-START-3C25N
厂商: Altera
文件页数: 17/34页
文件大小: 0K
描述: KIT STARTER CYCLONE III EP3C25
产品培训模块: Cyclone® III FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色产品: Cyclone? III FPGA Starter Kit
标准包装: 1
系列: Cyclone® III
类型: FPGA
适用于相关产品: EP3C25
所含物品: 开发板、Quartus?II 网络版、用户指南、参考手册、示意图、布局、BOM 等
产品目录页面: 605 (CN2011-ZH PDF)
相关产品: EP3C25F256C7N-ND - IC CYCLONE III FPGA 256-FBGA
544-2565-ND - IC CYCLONE III FPGA 25K 324 FBGA
EP3C25E144I7-ND - IC CYCLONE III FPGA 25K 144 EQFP
EP3C25F256I7-ND - IC CYCLONE III FPGA 25K 256 FBGA
EP3C25F324I7-ND - IC CYCLONE III FPGA 25K 324 FBGA
EP3C25U256I7-ND - IC CYCLONE III FPGA 25K 256 UBGA
544-2546-ND - IC CYCLONE III FPGA 25K 256 UBGA
544-2545-ND - IC CYCLONE III FPGA 25K 256 UBGA
544-2544-ND - IC CYCLONE III FPGA 25K 324 FBGA
544-2543-ND - IC CYCLONE III FPGA 25K 256 FBGA
更多...
其它名称: 544-2370
Chapter 1: Cyclone III Device Datasheet
1–17
Switching Characteristics
Table 1–24 lists the active configuration mode specifications for Cyclone III devices.
Table 1–24. Cyclone III Devices Active Configuration Mode Specifications
Programming Mode
Active Parallel (AP)
Active Serial (AS)
DCLK Range
20 – 40
20 – 40
Unit
MHz
MHz
Table 1–25 lists the JTAG timing parameters and values for Cyclone III devices.
Table 1–25. Cyclone III Devices JTAG Timing Parameters
Symbol
t JCP
t JCH
t JCL
t JPSU_TDI
Parameter
TCK clock period
TCK clock high time
TCK clock low time
JTAG port setup time for TDI
Min
40
20
20
1
Max
Unit
ns
ns
ns
ns
t JPSU_TMS JTAG port setup time for TMS
3
ns
t JPH
JTAG port hold time
10
ns
t JPCO
JTAG port clock to
output (2)
15
ns
t JPZX
JTAG port high impedance to valid
output (2)
15
ns
t JPXZ
JTAG port valid output to high
impedance (2)
15
ns
t JSSU
t JSH
t JSCO
t JSZX
t JSXZ
Capture register setup time
Capture register hold time
Update register clock to output
Update register high impedance to valid output
Update register valid output to high impedance
5
10
25
25
25
ns
ns
ns
ns
ns
Notes to Table 1–25 :
(1) For more information about JTAG waveforms, refer to “JTAG Waveform” in “Glossary” on page 1–27 .
(2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V LVTTL/LVCMOS
and 1.5-V LVCMOS, the JTAG port clock to output time is 16 ns.
Periphery Performance
This section describes periphery performance, including high-speed I/O, external
memory interface, and IOE programmable delay.
I/O performance supports several system interfacing, for example, the high-speed
I/O interface, external memory interface, and the PCI/PCI-X bus interface. I/O using
the SSTL-18 Class I termination standard can achieve up to the stated DDR2 SDRAM
interfacing speeds with typical DDR SDRAM memory interface setup. I/O using
general-purpose I/O standards such as 3.0-, 2.5-, 1.8-, or 1.5-LVTTL/LVCMOS are
capable of a typical 200 MHz interfacing frequency with a 10 pF load.
1
Actual achievable frequency depends on design- and system-specific factors. Perform
HSPICE/IBIS simulations based on your specific design and system setup to
determine the maximum achievable frequency in your system.
July 2012
Altera Corporation
相关PDF资料
PDF描述
DK-START-4CGX15N KIT STARTER CYCLONE IV GX
DK-V5-EMBD-ML507-G-J DEV KIT V5 W/ISM & EDK JAPAN
DK-V6-EMBD-G-XP1 DEV KIT EMBEDDED VIRTEX 6
DK-VIDEO-2C70N VIDEO KIT W/CYCLONE II EP2C70N
DK-VIDEO-4SGX230N VIDEO KIT STRATIX IV EP4SGX230
相关代理商/技术参数
参数描述
DK-START-4CGX15N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For EP4CGX15BF14 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-START-4CGX15N/P 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX TRX PROMO
DK-START-5AGXB3N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGXFB3H4F35C5N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-START-5AGXB3NES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For 5AGXFB3H4F RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DKTA-620 功能描述:测试配件 - 其他 DUAL TYPE K THERMOCOUPLE ADAPTER RoHS:否 制造商:Tektronix 附件类型:Soft Case 颜色:Gray 设备类型:Transit Case 产品:Accessories