参数资料
型号: DK-START-3C25N
厂商: Altera
文件页数: 24/34页
文件大小: 0K
描述: KIT STARTER CYCLONE III EP3C25
产品培训模块: Cyclone® III FPGA
Three Reasons to Use FPGA's in Industrial Designs
特色产品: Cyclone? III FPGA Starter Kit
标准包装: 1
系列: Cyclone® III
类型: FPGA
适用于相关产品: EP3C25
所含物品: 开发板、Quartus?II 网络版、用户指南、参考手册、示意图、布局、BOM 等
产品目录页面: 605 (CN2011-ZH PDF)
相关产品: EP3C25F256C7N-ND - IC CYCLONE III FPGA 256-FBGA
544-2565-ND - IC CYCLONE III FPGA 25K 324 FBGA
EP3C25E144I7-ND - IC CYCLONE III FPGA 25K 144 EQFP
EP3C25F256I7-ND - IC CYCLONE III FPGA 25K 256 FBGA
EP3C25F324I7-ND - IC CYCLONE III FPGA 25K 324 FBGA
EP3C25U256I7-ND - IC CYCLONE III FPGA 25K 256 UBGA
544-2546-ND - IC CYCLONE III FPGA 25K 256 UBGA
544-2545-ND - IC CYCLONE III FPGA 25K 256 UBGA
544-2544-ND - IC CYCLONE III FPGA 25K 324 FBGA
544-2543-ND - IC CYCLONE III FPGA 25K 256 FBGA
更多...
其它名称: 544-2370
1–24
Chapter 1: Cyclone III Device Datasheet
Switching Characteristics
Table 1–33. Cyclone III Devices Transmitter Channel-to-Channel Skew (TCCS) – Write Side (1)
(Part 2 of 2)
Memory
Standard
I/O Standard
Column I/Os (ps)
Lead Lag
Row I/Os (ps)
Lead Lag
Wraparound Mode (ps)
Lead Lag
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
1.8 V HSTL Class I
1.8 V HSTL Class II
915
1025
880
1010
910
1010
410
545
340
380
450
570
915
1025
880
1010
910
1010
410
545
340
380
450
570
1015
1125
980
1110
1010
1110
510
645
440
480
550
670
C8
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
1.8 V HSTL Class I
1.8 V HSTL Class II
1040
1180
1010
1160
1040
1190
440
600
360
410
490
630
1040
1180
1010
1160
1040
1190
440
600
360
410
490
630
1140
1280
1110
1260
1140
1290
540
700
460
510
590
730
I7
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
1.8 V HSTL Class I
1.8 V HSTL Class II
961
1076
924
1061
956
1061
431
572
357
399
473
599
961
1076
924
1061
956
1061
431
572
357
399
473
599
1061
1176
1024
1161
1056
1161
531
672
457
499
573
699
A7
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
SSTL-18 Class I
SSTL-18 Class II
SSTL-2 Class I
SSTL-2 Class II
1.8 V HSTL Class I
1.8 V HSTL Class II
1092
1239
1061
1218
1092
1250
462
630
378
431
515
662
1092
1239
1061
1218
1092
1250
462
630
378
431
515
662
1192
1339
1161
1318
1192
1350
562
730
478
531
615
762
Notes to Table 1–33 :
(1) Column I/O banks refer to top and bottom I/Os. Row I/O banks refer to right and left I/Os. Wraparound mode refers to the combination of column
and row I/Os.
(2) For DDR2 SDRAM write timing performance on Columns I/O for C8 and A7 devices, 97.5 degree phase offset is required.
Table 1–34 lists the memory output clock jitter specifications for Cyclone III devices.
Table 1–34. Cyclone III Devices Memory Output Clock Jitter Specifications (1) ,
(Part 1 of 2)
Parameter
Clock period jitter
Cycle-to-cycle period jitter
Symbol
t JIT(per)
t JIT(cc)
Min
-125
-200
Max
125
200
Unit
ps
ps
July 2012 Altera Corporation
相关PDF资料
PDF描述
DK-START-4CGX15N KIT STARTER CYCLONE IV GX
DK-V5-EMBD-ML507-G-J DEV KIT V5 W/ISM & EDK JAPAN
DK-V6-EMBD-G-XP1 DEV KIT EMBEDDED VIRTEX 6
DK-VIDEO-2C70N VIDEO KIT W/CYCLONE II EP2C70N
DK-VIDEO-4SGX230N VIDEO KIT STRATIX IV EP4SGX230
相关代理商/技术参数
参数描述
DK-START-4CGX15N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For EP4CGX15BF14 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-START-4CGX15N/P 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX TRX PROMO
DK-START-5AGXB3N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5AGXFB3H4F35C5N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-START-5AGXB3NES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For 5AGXFB3H4F RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DKTA-620 功能描述:测试配件 - 其他 DUAL TYPE K THERMOCOUPLE ADAPTER RoHS:否 制造商:Tektronix 附件类型:Soft Case 颜色:Gray 设备类型:Transit Case 产品:Accessories