- 您现在的位置：买卖IC网 > Datasheet目录409 > DR-TRC103-950-DK (RFM)KIT DEV 950MHZ RFIC SRR Datasheet资料下载
参数资料
| 型号： | DR-TRC103-950-DK |
| 厂商： | RFM |
| 文件页数： | 12/65页 |
| 文件大小： | 0K |
| 描述： | KIT DEV 950MHZ RFIC SRR |
| 标准包装： | 1 |
| 类型： | 收发器，SRR |
| 频率： | 950MHz ~ 960MHz |
| 适用于相关产品： | TRC103-950 |
| 已供物品： | 2 个板，天线，电池，线缆，CD，电源适配器 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
The working length of the FIFO can set to 16, 32, 48 or 64 bytes through the MCFG05_FIFO_depth[7..6] register.
In the discussions below describing the FIFO behavior, the explanations are given with an assumption of 64
bytes, but the principle is the same for the four possible FIFO sizes.
The status of the FIFO can be monitored via interrupts which are described in Section 3.7. In addition to the
straightforward nFIFOEMPY and FIFOFULL interrupts, additional configurable interrupts Fifo_Int_Tx and
Fifo_Int_Rx are also available.
A low-to-high transition occurs on Fifo_Int_Rx when the number of bytes in the FIFO is greater than or equal to
the threshold set by MCFG05_FIFO_thresh[5..0] (number of bytes ≥ FIFO_thresh).
A low-to-high transition occurs on Fifo_Int_Tx when the number of bytes in the FIFO is less than or equal to the
threshold set by MCFG05_FIFO_thresh[5..0] (number of bytes ≤ FIFO_thresh).
3.1 Receiving in Continuous Data Mode
The receiver operates in continuous mode when the MCFG01_Mode[5] bit is set low. In this mode, the receiver
has two output signals indicating recovered clock, DCLK and recovered NRZ bit DATA. DCLK is connected to
output pin IRQ1 and DATA is connected to pin DATA configured in output mode. The data and clock recovery
controls the recovered clock signal, DCLK. Data and clock recovery is enabled by RXCFG12_DCLK_Dis[6] to 0
(default value). The clock recovered from the incoming data stream appears at DCLK. When data and clock re-
covery is disabled, the DCLK output is held low and the raw demodulator output appears at DATA. The function of
data and clock recovery is to remove glitches from the data stream and to provide a synchronous clock at DCLK.
The output DATA is valid at the rising edge of DCLK as shown in Figure 8.
T R C 1 0 3 C o n tin u o u s M o d e D e m o d u la tio n
R E C O G
R S S I_ IR Q
R S S I
O O K
D e te c to r
S ta rt
P a tte rn
D e te c t
IR Q 0
R X _ IR Q 0
IF A m p lifie r
L im ite r
D a ta &
C lo c k
R e c o v e ry
D C L K
D A T A
(IR Q 1 )
F S K /O O K
F S K
D e te c to r
D C L K _ D IS
IF A m p lifie r
L im ite r
Figure 7
As shown in Figure 7, the demodulator section includes the FSK demodulator, the OOK demodulator, data and
clock recovery and the start pattern detection blocks.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 12 of 65
TRC103 - 11/29/12
相关PDF资料 |
PDF描述 |
|---|---|
| DR-TRC105-372-DK | DEV KIT TRC105 |
| DR-TRC105-450-EV | BOARD EVALUATION 450MHZ RFM RFIC |
| DR-TXC100-433 | BOARD EVALUATION 433MHZ TXC100 |
| DR-WLS1273L-EV | KIT EVAL FOR WLS1273L |
| DR7000-DK | 3G DEVELOPMENT KIT 433.92MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DR-TRC103-950-EV | 功能描述:BOARD EVALUATION 950MHZ RFM RFIC RoHS:否 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| DR-TRC104-2400-DK | 功能描述:射频开发工具 TRC104 Development Kit 2.4 GHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| DR-TRC104-2400-EV | 制造商:RFM 功能描述:BOARD EVALUATION 2.4GHZ RFM RFIC |
| DR-TRC105-304-DK | 功能描述:射频开发工具 TRC105 Development Kit 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| DR-TRC105-304-EV | 功能描述:射频开发工具 TRC105 Evaluation Board 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
发布紧急采购，3分钟左右您将得到回复。