参数资料
型号: DR-TRC103-950-DK
厂商: RFM
文件页数: 55/65页
文件大小: 0K
描述: KIT DEV 950MHZ RFIC SRR
标准包装: 1
类型: 收发器,SRR
频率: 950MHz ~ 960MHz
适用于相关产品: TRC103-950
已供物品: 2 个板,天线,电池,线缆,CD,电源适配器
IRQCFG0D bits
7..6
7..6
3
5..4
3
Cfg
00, 1X
01
X
XX
X
State
RX
RX
TX
RX
TX
IRQ
0
0
0
1
1
Source
Start Pattern Detect
RSSI_IRQ
None (set to 0)
DCLK
DCLK
Table 72
The motivation for disabling clocking when transmitting or receiving OOK is that non-standard bit rates can be
used. However, the host microcontroller must handle the data and clock recovery functions. When using continu-
ous mode with or without clocking enabled, data should be encoded to provide DC-balance (same number
of 1 and 0 bits) and limited run lengths of the same bit value. Manchester encoding, 8-to-12 bit symbolizing or
scrambling must be applied to the data before transmitting and removed after receiving to achieve good RF
transmission performance. The preamble, start pattern and error checking bits must also be generated by the
host microcontroller to establish robust data communications.
6.6.2 Buffered Data Mode
In Buffered data mode operation, the transmitted and received data bits pass through the SPI port in groups of
8 bits to the internal TRC103 FIFO. Bits flow from the FIFO to the modulator for transmission and are loaded into
the FIFO as data is received. As discussed in Sections 3.10 and 3.11, the SPI port can address the data FIFO or
the configuration registers. Asserting a logic low on the nSS_DATA input addresses the FIFO, and asserting a
logic low on the nSS_CONFIG addresses the configuration registers. If both of these inputs are asserted,
nSS_CONFIG will override nSS_DATA. The TRC103 acts as an SPI slave and receives clocking from its host
microcontroller. SPI read/write details are provided in Sections 3.10 and 3.11. As shown in Figure 19, two inter-
rupt (control) outputs, IRQ0 and IRQ1, are provided by the TRC103 to coordinate SPI data flow to and from the
host microcontroller. One to four signals can be selected or mapped to each interrupt output. This mapping is con-
figured in register IRQCFG0D . Bits 7..6 select the signal for IRQ0 in the receive mode, with IRQ0 hard coded to
nFIFOEMPY in transmit mode. Bits 5..4 select the signal for IRQ1 in the receive mode. Bit 3 selects the IRQ1 sig-
nal in transmit mode. The mapping options for Buffered data mode are summarized in Table 73:
IRQCFG0D bits
7..6
7..6
7..6
7..6
3
5..4
5..4
5..4
5..4
3
3
Cfg
00
01
10
11
X
00
01
10
11
0
1
State
RX
RX
RX
RX
TX
RX
RX
RX
RX
TX
TX
IRQ
0
0
0
0
0
1
1
1
1
1
1
Source
None (set to 0)
Write_byte (high pulse when received byte written to FIFO)
nFIFOEMPY (low when FIFO is empty)
Start Pattern Detect
nFIFOEMPY (low when FIFO is empty)
None (set to 0)
FIFOFULL
RSSI_IRQ
FIFO_Int_Rx
FIFOFULL
TX_STOP
Table 73
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 55 of 65
TRC103 - 11/29/12
相关PDF资料
PDF描述
DR-TRC105-372-DK DEV KIT TRC105
DR-TRC105-450-EV BOARD EVALUATION 450MHZ RFM RFIC
DR-TXC100-433 BOARD EVALUATION 433MHZ TXC100
DR-WLS1273L-EV KIT EVAL FOR WLS1273L
DR7000-DK 3G DEVELOPMENT KIT 433.92MHZ
相关代理商/技术参数
参数描述
DR-TRC103-950-EV 功能描述:BOARD EVALUATION 950MHZ RFM RFIC RoHS:否 类别:RF/IF 和 RFID >> RF 评估和开发套件,板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
DR-TRC104-2400-DK 功能描述:射频开发工具 TRC104 Development Kit 2.4 GHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC104-2400-EV 制造商:RFM 功能描述:BOARD EVALUATION 2.4GHZ RFM RFIC
DR-TRC105-304-DK 功能描述:射频开发工具 TRC105 Development Kit 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
DR-TRC105-304-EV 功能描述:射频开发工具 TRC105 Evaluation Board 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V