- 您现在的位置：买卖IC网 > Datasheet目录409 > DR-TRC103-950-DK (RFM)KIT DEV 950MHZ RFIC SRR Datasheet资料下载
参数资料
| 型号： | DR-TRC103-950-DK |
| 厂商： | RFM |
| 文件页数： | 16/65页 |
| 文件大小： | 0K |
| 描述： | KIT DEV 950MHZ RFIC SRR |
| 标准包装： | 1 |
| 类型： | 收发器，SRR |
| 频率： | 950MHz ~ 960MHz |
| 适用于相关产品： | TRC103-950 |
| 已供物品： | 2 个板，天线，电池，线缆，CD，电源适配器 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
When the TRC103 is in receive mode and MCFG01_Mode [5] bit is set to 1, all of the blocks described above are
enabled. In a normal communication frame, the data stream is comprised of preamble bytes, a start pattern and
the data. Upon receipt of a matching start pattern the receiver recognizes the start of data, strips off the preamble
and start pattern, and stores the data in the FIFO for retrieval by the host microcontroller. This automated data
extraction reduces the loading on the host microcontroller.
The IRQCFG0E_Start_Fill[7] bit determines how the FIFO is filled. If IRQCFG0E_Start_Fill[7] is set to 0, data
only fills the FIFO when a pattern match is detected. Received data bits are shifted into the pattern recognition
block which continuously compares the received data with the contents of the SYNCFG registers. If a match oc-
curs, the pattern matching block output is set for one bit period and the IRQCFG0E_Start_Det[6] bit is also set.
This internal signal can be mapped to the IRQ0 output using interrupt signal mapping. Once a pattern match has
occurred, the pattern recognition block will remain inactive until IRQCFG0E_Start_Det[6] bit is reset.
If IRQCFG0E_Start_Fill[7] is set to 1, FIFO filling is initiated by asserting IRQCFG0E_Start_Det[6] . Once 64
bytes have been written to the FIFO the IRQCFG0D_FIFOFULL[2] signal is set. Data should then be read out. If
no action is taken, the FIFO will overflow and subsequent data will be lost. If this occurs the IRQCFG0D_
FIFO_OVR[0] bit is set to 1. The IRQCFG0D_FIFOFULL[2] signal can be mapped to pin IRQ1 as an interrupt for
a microcontroller if IRQCFG0D_RX_IRQ1[5..4] is set to 01. To recover from an overflow, a 1 must be written to
IRQCFG0D_ FIFO_OVR[0] . This clears the contents of the FIFO, resets all FIFO status flags and re-initiates pat-
tern matching. Pattern matching can also be re-initiated during a FIFO filling sequence by writing a 1 to
IRQCFG0E_Start_Det[6] .
The details of the FIFO filling process are shown in Figure 12. As the first byte is written into the FIFO, signal
IRQCFG0D_nFIFOEMPY[1] is set indicating at least one byte is present. The host microcontroller can then read
the contents of the FIFO through the SPI interface. When all data is read from the FIFO, IRQCFG0D_
nFIFOEMPY[1] is reset. When the last bit of the 64 th byte has been written into the FIFO, signal IRQCFG0D_
FIFOFULL[2] is set. Data must be read before the next byte is received or it will be overwritten.
The IRQCFG0D_nFIFOEMPY[1] signal can be used as an interrupt signal for the host microcontroller by map-
ping to pin IRQ0 if IRQCFG0D_RX_IRQ0[7..6] is set to 10. Alternatively, the WRITE_byte signal may also be
used as an interrupt if IRQCFG0D_RX_IRQ0[7..6] is set to 01.
Demodulation in Buffered data mode occurs in the same way as in Continuous data mode. Received data is di-
rectly read from the FIFO and the DATA and DCLK pins are not used. Data and clock recovery in Buffered data
mode is automatically enabled. DCLK is not externally available.
The pattern recognition block is automatically enabled in buffered mode. The Start Pattern Detect (PATTERN)
signal can be mapped to pin IRQ0. In Buffered data mode RSSI operates the same way as in Continuous data
mode. However, RSSI_IRQ may be mapped to IRQ1 instead of to IRQ0 in continuous mode.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 16 of 65
TRC103 - 11/29/12
相关PDF资料 |
PDF描述 |
|---|---|
| DR-TRC105-372-DK | DEV KIT TRC105 |
| DR-TRC105-450-EV | BOARD EVALUATION 450MHZ RFM RFIC |
| DR-TXC100-433 | BOARD EVALUATION 433MHZ TXC100 |
| DR-WLS1273L-EV | KIT EVAL FOR WLS1273L |
| DR7000-DK | 3G DEVELOPMENT KIT 433.92MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DR-TRC103-950-EV | 功能描述:BOARD EVALUATION 950MHZ RFM RFIC RoHS:否 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| DR-TRC104-2400-DK | 功能描述:射频开发工具 TRC104 Development Kit 2.4 GHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| DR-TRC104-2400-EV | 制造商:RFM 功能描述:BOARD EVALUATION 2.4GHZ RFM RFIC |
| DR-TRC105-304-DK | 功能描述:射频开发工具 TRC105 Development Kit 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| DR-TRC105-304-EV | 功能描述:射频开发工具 TRC105 Evaluation Board 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
发布紧急采购，3分钟左右您将得到回复。