- 您现在的位置：买卖IC网 > Datasheet目录409 > DR-TRC103-950-DK (RFM)KIT DEV 950MHZ RFIC SRR Datasheet资料下载
参数资料
| 型号： | DR-TRC103-950-DK |
| 厂商： | RFM |
| 文件页数： | 56/65页 |
| 文件大小： | 0K |
| 描述： | KIT DEV 950MHZ RFIC SRR |
| 标准包装： | 1 |
| 类型： | 收发器，SRR |
| 频率： | 950MHz ~ 960MHz |
| 适用于相关产品： | TRC103-950 |
| 已供物品： | 2 个板，天线，电池，线缆，CD，电源适配器 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页
In addition, IRQCFG0E allows several internal FIFO interrupts to be configured. These are summarized in Table
74 below:
IRQCFG0E bits
7
7
6
6
5
5
4
4
3
3
2
2
1
1
0
0
Cfg
0
1
0
1
0
1
0
1
0
1
1
0
1
0
1
0
FIFO Control
Start FIFO fill when start pattern detected
Control FIFO with bit 6
Stop filling FIFO (if bit 7 is 0, this is start pattern detect)
Start filling FIFO
Transmitting all pending bits in FIFO
All bits in FIFO transmitted
Start transmission when FIFO full
Start transmission if nFIFOEMPY = 1 (not empty)
Disable RSSI interrupt (bit 2)
Enable RSSI interrupt (bit 2)
RF signal ≥ RSSI threshold
RF signal < RSSI Threshold
PLL not locked
PLL locked
PLL_LOCK signal disabled (bit 1 above), Pin 23 set high
PLL_LOCK signal enabled
Table 74
MCFG05 bits 7..6 set the length of the FIFO as shown in Table 75:
MCFG05 bits 7..6
00
01
10
11
FIFO Length
16 bytes
32 bytes
48 bytes
64 bytes
Table 75
The integer value of MCFG05 bits 5..0 plus 1 sets the FIFO interrupt threshold. When receiving in Buffered data
mode, FIFO_Int_Rx is triggered when the number of bytes in the FIFO is equal to or greater than the threshold.
The FIFO threshold facilitates sending and receiving messages longer than the chosen FIFO length, by signaling
when additional bytes should be added to the FIFO during a packet transmission and retrieved from the FIFO dur-
ing a packet reception. Two additional interrupts, nFIFOEMPY and FIFOFULL provide signaling that a packet
transmission is complete or a full packet has been received respectively.
The following is a typical Buffered data mode operating scenario. There are many other ways to configure this
very flexible data mode.
1. Switch to standby mode by setting MCFG00 bits 7..5 to 001.
2. Set the FIFO to a suitable size for the application in MCFG05 bits 7..6.
3. Set the start pattern length in RXCFG12 bits 4..3.
4. Load the start pattern in registers SYNCFG16 up through SYNCFG19 as required.
5. Set IRQCFG0E bit 7 to 0. In receive, the FIFO will start filling when a start pattern is detected.
6. Set IRQCFG0D bit 7..6 to 01. In receive, IRQ0 will flag each time a byte is ready to be retrieved.
7. Set IRQCFG0D bit 5..4 to 00. IRQ1 signaling will not be required in receive mode.
www.RFM.com E-mail: info@rfm.com
? 2009-2010 by RF Monolithics, Inc.
Technical support +1.800.704.6079
Page 56 of 65
TRC103 - 11/29/12
相关PDF资料 |
PDF描述 |
|---|---|
| DR-TRC105-372-DK | DEV KIT TRC105 |
| DR-TRC105-450-EV | BOARD EVALUATION 450MHZ RFM RFIC |
| DR-TXC100-433 | BOARD EVALUATION 433MHZ TXC100 |
| DR-WLS1273L-EV | KIT EVAL FOR WLS1273L |
| DR7000-DK | 3G DEVELOPMENT KIT 433.92MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DR-TRC103-950-EV | 功能描述:BOARD EVALUATION 950MHZ RFM RFIC RoHS:否 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796 |
| DR-TRC104-2400-DK | 功能描述:射频开发工具 TRC104 Development Kit 2.4 GHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| DR-TRC104-2400-EV | 制造商:RFM 功能描述:BOARD EVALUATION 2.4GHZ RFM RFIC |
| DR-TRC105-304-DK | 功能描述:射频开发工具 TRC105 Development Kit 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| DR-TRC105-304-EV | 功能描述:射频开发工具 TRC105 Evaluation Board 303-307 MHz RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
发布紧急采购，3分钟左右您将得到回复。