参数资料
型号: DS21Q58LN
英文描述: E1 Quad Transceiver
中文描述: 素E1通道收发器
文件页数: 40/74页
文件大小: 647K
代理商: DS21Q58LN
DS21Q58 E1 Quad Transceiver
40 of 74
14.
A single system clock interface (SCI) is common to all four DS21Q58 transceivers. The SCI is designed to allow
any one of the four receivers to act as the master reference clock for the system. When multiple DS21Q58s are
used to build an N port system, the SCI allows any one of the N ports to be the master. The selected reference is
then distributed to the other DS21Q58s through the REFCLK pin. The REFCLK pin acts as an output on the
DS21Q58, which has been selected to provide the reference clock from one of its four receivers. On DS21Q58s not
selected to source the reference clock, this pin becomes an input by writing 0s to the SCSx bits. The reference
clock is also passed to the clock synthesizer PLL to generate a 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz
clock. This clock can then be used with the IBO function to merge up to eight E1 lines onto a single high-speed
PCM bus. In the event that the master E1 port fails (enters a receive carrier loss condition), that port automatically
switches to the clock present on the MCLK pin. Therefore, MCLK acts as the backup source of master clock. The
host can then find and select a functioning E1 port as the master. Because the selected port’s clock is passed to
the other DS21Q58s in a multiple device configuration, one DS21Q58’s synthesizer can always be the source of
the high-speed clock. This allows smooth transitions when clock-source switching occurs. The SCI control register
exists in Transceiver 1 only (TS0, TS1 = 0).
Register Name:
SCICR
Register Description:
System Clock Interface Control Register
(Note: This register is valid only for Transceiver 1 (TS0 = 0, TS1 = 0).)
Register Address:
1D Hex
Bit #
7
6
5
4
Name
AJACKE
BUCS
SOE
CSS1
NAME
BIT
FUNCTION
AJACKE
7
AJACK Enable.
This bit enables the alternate jitter attenuator.
Backup Clock Select.
Selects which clock source to switch to
automatically during a loss-of-transmit clock event.
0 = during an LOTC event switch to MCLK
1 = during an LOTC event switch to system reference clock
Synthesizer Output Enable
0 = 2/4/8/16MCK pin in high-Z mode
1 = 2/4/8/16MCK pin active
CSS1
4
Clock Synthesizer Select Bit 1
(
Table 14-1
)
CSS0
3
Clock Synthesizer Select Bit 0
(
Table 14-1
)
SCS2
2
System Clock Select Bit 2
(
Table 14-2
)
SCS1
1
System Clock Select Bit 1
(
Table 14-2
)
SCS0
0
System Clock Select Bit 0
(
Table 14-2
)
SYSTEM CLOCK INTERFACE
3
2
1
0
CSS0
SCS2
SCS1
SCS0
BUCS
6
SOE
5
Table 14-1. Synthesizer Output Select
SYNTHESIZER OUTPUT
CSS1
CSS0
FREQUENCY (MHz)
2.048
4.096
8.192
16.384
0
0
1
1
0
1
0
1
Table 14-2. System Clock Selection
SCS2
SCS1
SCS0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
PORT SELECTED AS MASTER
None (Master Port can be derived from another DS21Q58 in the system.)
Transceiver 1
Transceiver 2
Transceiver 3
Transceiver 4
Reserved for future use.
Reserved for future use.
Reserved for future use.
相关PDF资料
PDF描述
DS21Q58 Dallas Semiconductor
DS2227-70 Flexible NV SRAM Stik
DS2227-100 Flexible NV SRAM Stik
DS2227-120 Flexible NV SRAM Stik
DS2227 Flexible NV SRAM Stik
相关代理商/技术参数
参数描述
DS21Q58LN+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:RELIABILITY REPORT FOR DS21Q59, REV A2
DS21Q59DK 功能描述:网络开发工具 DS21Q59 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V
DS21Q59L 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59L+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray