参数资料
型号: DS21Q58LN
英文描述: E1 Quad Transceiver
中文描述: 素E1通道收发器
文件页数: 41/74页
文件大小: 647K
代理商: DS21Q58LN
DS21Q58 E1 Quad Transceiver
41 of 74
15.
Depending on the DS21Q58’s operating mode, the transmit clock can be derived from different sources. In a basic
configuration, where the IBO function is disabled, the transmit clock is normally sourced from the TCLK pin. In this
mode, a 2.048MHz clock with ±50ppm accuracy is applied to the TCLK pin. If the signal at TCLK is lost, the
DS21Q58 automatically switches to either the system reference clock present on the REFCLK pin or to the
recovered clock off the same port, depending on which source the host assigned as the backup clock. At the same
time the host can be notified of the loss-of-transmit clock through an interrupt. The host can at any time force a
switchover to one of the two backup clock sources regardless of the state of the TCLK pin.
When the IBO function is enabled, the transmit clock must be synchronous to the system clock since slips are not
allowed in the transmit direction. In this mode, the TCLK pin is ignored, and a transmit clock is automatically
provided by the IBO circuit by dividing the clock present on the SYSCLK pin by 2, 4, or 8. In this configuration, if the
signal present on the SYSCLK pin is lost, the DS21Q58 automatically switches to either the system reference clock
or to the recovered clock off the same port, depending on which source the host assigned as the backup clock. The
host can at any time force a switchover to one of the two backup clock sources regardless of the state of the
SYSCLK pin.
TRANSMIT CLOCK SOURCE
16.
The transmit idle registers (TIR1/2/3/4) determine which of the 32 E1 channels should be overwritten with the code
placed in the transmit idle definition register (TIDR). This allows the same 8-bit code to be placed into any of the 32
E1 channels. Each of the bit positions in the transmit idle registers represents a DS0 channel in the outgoing frame.
When these bits are set to 1, the corresponding channel transmits the idle code contained in the TIDR.
Register Name:
TIR1, TIR2, TIR3, TIR4
Register Description:
Transmit Idle Registers
Register Address:
24 Hex, 25 Hex, 26 Hex, 27 Hex
Bit #
7
6
5
4
CH8
CH7
CH6
CH5
CH4
CH16
CH15
CH14
CH13
CH12
CH24
CH23
CH22
CH21
CH20
CH32
CH31
CH30
CH29
CH28
NAME
BIT
Transmit Idle Code-Insertion Control Bits
0 = do not insert the idle code in the TIDR into this channel
1 = insert the idle code in the TIDR into this channel
Register Name:
TIDR
Register Description:
Transmit Idle Definition Register
Register Address:
23 Hex
Bit #
7
6
5
4
Name
TIDR7
TIDR6
TIDR5
TIDR4
TIDR3
NAME
BIT
FUNCTION
TIDR7
7
MSB of the Idle Code
(This bit is transmitted first.)
TIDR6
6
TIDR5
5
TIDR4
4
TIDR3
3
TIDR2
2
TIDR1
1
TIDR0
0
LSB of the Idle Cod
e (This bit is transmitted last.)
IDLE CODE INSERTION
3
2
1
0
CH3
CH11
CH19
CH27
CH2
CH10
CH18
CH26
CH1
CH9
CH17
CH25
Name
FUNCTION
CH1 to CH32
TIR1.0 to 4.7
3
2
1
0
TIDR2
TIDR1
TIDR0
相关PDF资料
PDF描述
DS21Q58 Dallas Semiconductor
DS2227-70 Flexible NV SRAM Stik
DS2227-100 Flexible NV SRAM Stik
DS2227-120 Flexible NV SRAM Stik
DS2227 Flexible NV SRAM Stik
相关代理商/技术参数
参数描述
DS21Q58LN+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:RELIABILITY REPORT FOR DS21Q59, REV A2
DS21Q59DK 功能描述:网络开发工具 DS21Q59 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V
DS21Q59L 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59L+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray