参数资料
型号: DS3141+
厂商: Maxim Integrated Products
文件页数: 11/88页
文件大小: 0K
描述: IC FRAMER DS3/E3 SNGL 144CSBGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 160
控制器类型: DS3/E3 调帧器
接口: LIU
电源电压: 3.135 V ~ 3.465 V
电流 - 电源: 80mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-BGA,CSPBGA
供应商设备封装: 144-TECSBGA(13x13)
包装: 托盘
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
19 of 88
Figure 7-2. Transmit Clock Block Diagram
7.2.2 Loss-of-Clock Detection
The LOTC and LORC (loss-of-receive clock) status bits in the MSR register are set when the transmit (TICLK) and
receive (RCLK) clocks are stopped, respectively. The clocks are monitored with the system clock (SCLK), which
must be running for the loss-of-clock circuits to function properly. The LOTC and LORC status bits are set when
TICLK or RCLK have been stopped high or low for between 9 and 21 clock periods (depending on SCLK
frequency). The LOTC and LORC status bits are cleared after the device detects a few edges of the monitored
clock.
7.3 Receiver Logic
In the normal operating mode, the signals on RPOS and RNEG are decoded as an HDB3 signal in E3 mode or as
a B3ZS signal in DS3 mode and output on the RDAT pin. The input signal is monitored for loss-of-signal, bipolar
violations, excessive zeroes, AIS, and unframed all ones, and after decoding, is sent to the BERT and
synchronizer. When the synchronizer finds the framing pattern in the overhead bits, it clears the out-of-frame
indication (ROOF) and aligns the start-of-frame (RSOF) and data-enable (RDEN) signals to the signal on RDAT. If
the framing pattern is lost, then ROOF is set and the framing pattern is searched for again. While the framing
pattern is being searched for, the RSOF and RDEN signals maintain the alignment with the last known position of
the framing pattern. If a framing pattern is found in a new position, the RSOF and RDEN signals align with the new
pattern position and the COFAL status bit is set in the T3E3SRL register. After reset, the RSOF and RDEN signals
are generated, but have no relationship with any framing pattern until one is found. The signal on the ROOF pin
can be monitored using the OOF bit in the T3E3SR register. When the diagnostic loopback mode is enabled using
the DLB bit in the MC2 register, RCLK, RPOS, and RNEG are replaced with TICLK, TPOS, and TNEG. This allows
the framer and synchronizer logic to be checked in order to isolate a problem in the system. The BERT can monitor
either the payload or the entire signal for expected test patterns.
Figure 7-3. Receiver Block Diagram
LOTC
RCLK
TCLK
TICLK
INTERNAL TCLK
LOTCMC
LLB
PLB
0
1
LORC
Rx BERT
DS3
E3 G.751
SYNCHRONIZER
HDB
B3ZS
AMI
DECODER
RPOS
RNEG
RCLK
ROCLK
FROM Tx DLB
DLB
RDAT
RLOS
ROOF
RSOF
RDEN
FROM Tx BERT
TDAT
TO PLB MUX
相关PDF资料
PDF描述
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
相关代理商/技术参数
参数描述
DS3141+ 功能描述:网络控制器与处理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS314-1010NR WAF 制造商:ON Semiconductor 功能描述:
DS31412 功能描述:网络控制器与处理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS31412N 功能描述:网络控制器与处理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS31415 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock