- 您现在的位置：买卖IC网 > PDF目录1915 > DS3141+ (Maxim Integrated Products)IC FRAMER DS3/E3 SNGL 144CSBGA PDF资料下载
参数资料
| 型号： | DS3141+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 28/88页 |
| 文件大小： | 0K |
| 描述： | IC FRAMER DS3/E3 SNGL 144CSBGA |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 160 |
| 控制器类型： | DS3/E3 调帧器 |
| 接口： | LIU |
| 电源电压： | 3.135 V ~ 3.465 V |
| 电流 - 电源： | 80mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-BGA，CSPBGA |
| 供应商设备封装： | 144-TECSBGA（13x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
34 of 88
Register Name:
T3E3CR2
Register Description:
DS3/E3 Control Register
Register Address:
11h
Bit #
7
6
5
4
3
2
1
0
Name
FRESYNC
N/A
TFEBE
AFEBED
ECC
FECC1
FECC0
E3CVE
Default
0
—
0
Bit 0: E3 Code Violation Enable (E3CVE). This bit is ignored in the DS3 mode. In E3 mode, this bit is used to
configure the bipolar violation count register (BPVCR1) to count either bipolar violations (BPV) or code violations
(CV). A BPV is defined as consecutive pulses (or marks) of the same polarity that are not part of an HDB3
codeword. A CV is defined in ITU O.161 as consecutive BPVs of the same polarity.
0 = count BPVs
1 = count CVs
Bits 1, 2: Frame Error-Counting Control (FECC[1:0])
FECC[1:0]
FRAME ERROR-COUNT REGISTER (FECR1) CONFIGURATION
00
DS3 Mode: Count OOF occurrences
E3 Mode: Count OOF occurrences
01
DS3 Mode: Count both F-bit and M-bit errors
E3 Mode: Count bit errors in the FAS word
10
DS3 Mode: Count only F-bit errors
E3 Mode: Count word errors in the FAS word
11
DS3 Mode: Count only M-bit errors
E3 Mode: Illegal state
Bit 3: Error-Counting Control (ECC). This bit is used to control whether the framer increments certain error
counters during OOF conditions. It only affects the error counters that deal with framing overhead:
Frame Error-Count Register (FECR1) (when it is configured to count frame errors, not OOFs)
DS3 P-Bit Parity Error-Count Register (PCR1)
DS3 CP-Bit Parity Error-Count Register (CPCR1)
DS3 Far-End Block Error-Count Register (FEBECR1)
When this bit is logic 0, these error counters are not allowed to increment during OOF conditions. When this bit is
logic 1, these error counters are allowed to increment during OOF conditions.
0 = do not allow the FECR/PCR/CPCR/FEBECR error counters to increment during OOF
1 = allow the FECR/PCR/CPCR/FEBECR error counters to increment during OOF
Bit 4: Automatic FEBE Defeat (AFEBED). This bit is ignored in E3 mode and in M23 DS3 mode. When this bit is
low, the framer automatically inserts FEBE codes into the transmit data stream by setting all three C bits in M-
subframe 4 to logic 0. A FEBE condition occurs when any received M bits or F bits are in error, or when the
received CP bits indicate a parity error or when the receiver is in the OOF condition.
0 = automatically insert FEBE codes in the transmit data stream based on detected errors
1 = use the TFEBE control to determine the state of the FEBE codes
Bit 5: Transmit FEBE Setting (TFEBE). This bit is only active when AFEBED is logic 1. When this bit is logic 0,
the formatter forces the FEBE code to 111. When this bit is set logic 1, the formatter forces the FEBE code to 000.
0 = force FEBE to 111 (null state)
1 = force FEBE to 000 (active state)
Bit 7: Force Receive Framer Resynchronization (FRESYNC). A 0-to-1 transition on this bit causes the receive
framer to resynchronize. This bit must be cleared and set again for a subsequent resynchronization to occur.
相关PDF资料 |
PDF描述 |
|---|---|
| DS31412N | IC 12CH DS3/3 FRAMER 349-BGA |
| DS3150TN | IC LIU T3/E3/STS-1 IND 48-TQFP |
| DS3154N+ | IC LIU DS3/E3/STS-1 QD 144CSBGA |
| DS3164+ | IC ATM/PACKET PHY QUAD 400-BGA |
| DS3170+ | IC TXRX DS3/E3 100-CSBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3141+ | 功能描述:网络控制器与处理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS314-1010NR WAF | 制造商:ON Semiconductor 功能描述: |
| DS31412 | 功能描述:网络控制器与处理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS31412N | 功能描述:网络控制器与处理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS31415 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock |
发布紧急采购，3分钟左右您将得到回复。