参数资料
型号: EVAL-AD7195EBZ
厂商: Analog Devices Inc
文件页数: 30/45页
文件大小: 0K
描述: BOARD EVAL FOR AD7195
设计资源: EVAL-AD7195EBZ Schematic
AD7195 Gerber Files
标准包装: 1
主要目的: 接口,模拟前端(AFE)
已用 IC / 零件: AD7195
次要属性: 图形用户界面,USB 接口
已供物品:
AD7195
Rev. 0 | Page 35 of 44
When the analog input is constant or a channel change occurs,
valid conversions are available at a constant output data rate.
When conversions are being performed on a single channel and
a step change occurs on the analog input, the ADC continues to
output fully settled conversions if the step change is synchronized
with the conversion process. If the step change is asynchronous,
one conversion is output from the ADC, which is not completely
settled (see Figure 27).
ANALOG
INPUT
ADC
OUTPUT
FULLY
SETTLED
1/
fADC
08
77
1-
0
40
Figure 27. Sinc4 Zero Latency Operation
Table 30 shows examples of output data rate and the corres-
ponding FS values.
Table 30. Examples of Output Data Rates and the
Corresponding Settling Time (Zero Latency)
FS[9:0]
Output Data Rate (Hz)
Settling Time (ms)
480
2.5
400
96
12.5
80
15
66.6
Sinc4 50 Hz/60 Hz Rejection
Figure 28 shows the frequency response of the sinc4 filter when
FS[9:0] is set to 96 and the master clock is 4.92 MHz. With zero
latency disabled, the output data rate is equal to 50 Hz. With
zero latency enabled, the output data rate is 12.5 Hz. The sinc4
filter provides 50 Hz (±1 Hz) rejection in excess of 120 dB
minimum, assuming a stable master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
25
50
75
100
125
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
08
77
1-
0
41
Figure 28. Sinc4 Filter Response (FS[9:0] = 96)
Figure 29 shows the frequency response when FS[9:0] is
programmed to 80 and the master clock is equal to 4.92 MHz.
The output data rate is 60 Hz when zero latency is disabled and
15 Hz when zero latency is enabled. The sinc4 filter provides
60 Hz (±1 Hz) rejection of 120 dB minimum, assuming a stable
master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
30
60
90
120
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
08
77
1-
04
2
Figure 29. Sinc4 Filter Response (FS[9:0] = 80)
Simultaneous 50 Hz and 60 Hz rejection is obtained when
FS[9:0] is programmed to 480 and the master clock equals
4.92 MHz. The output data rate is 10 Hz when zero latency is
disabled and 2.5 Hz when zero latency is enabled. The sinc4
filter provides 50 Hz (±1 Hz) and 60 Hz (±1 Hz) rejection of
120 dB minimum, assuming a stable master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
30
60
90
120
150
FREQUENCY (Hz)
FI
L
T
E
R
GA
IN
(
d
B
)
08
77
1-
0
43
Figure 30. Sinc4 Filter Response (FS[9:0] = 480)
Simultaneous 50 Hz/60 Hz rejection can also be achieved using
the REJ60 bit in the mode register. When FS[9:0] is set to 96
and REJ60 is set to 1, notches are placed at 50 Hz and 60 Hz.
相关PDF资料
PDF描述
VI-B6B-EX CONVERTER MOD DC/DC 95V 75W
ECM18DRPI CONN EDGECARD 36POS DIP .156 SLD
EEM25DRMT CONN EDGECARD 50POS .156 WW
V24C8C100BG3 CONVERTER MOD DC/DC 8V 100W
H1WXH-2636G IDC CABLE - HPL26H/AE26G/X
相关代理商/技术参数
参数描述
EVAL-AD7262EDZ 功能描述:BOARD EVAL CONTROL AD7262 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7264EDZ 功能描述:BOARD EVALUATION FOR AD7264 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7265CB 制造商:AD 制造商全称:Analog Devices 功能描述:Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265CB1 制造商:AD 制造商全称:Analog Devices 功能描述:Differential Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC
EVAL-AD7265EDZ 功能描述:BOARD EVAL FOR AD7265 A/D CONV RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件