- 您现在的位置：买卖IC网 > PDF目录67593 > FX980L6 (CML MICROSYSTEMS PLC) SPECIALTY CONSUMER CIRCUIT, PQCC44 PDF资料下载
参数资料
| 型号： | FX980L6 |
| 厂商： | CML MICROSYSTEMS PLC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 78/86页 |
| 文件大小： | 821K |
| 代理商： | FX980L6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页第84页第85页第86页
TETRA Baseband Processor
FX980
1997 Consumer Microcircuits Limited
8
D/980/3
1.5.2
Tx Data Path
The features described below give a high degree of flexibility for the user to compensate in the
baseband processing for non-ideal performance in the IF, RF and RF linear amplifier sections.
1.5.2.1 Modulator
This takes the 2-bit symbols, performs a Gray code conversion and uses a recursive adder to
generate a 3-bit code representing the 8 possible phase states. A look up table provides the digitally
encoded I and Q values for each phase state. The modulator function can be by-passed if required; in
this case the 3-bit code representing the 8 possible phase states which are passed to the look up
table is provided directly via the serial interface.
1.5.2.2 Filters
Digital filtering is applied to the data from the modulator; the coefficients are set as default to give a
Root Raised Cosine response with roll-off factor of 0.35. These FIR filters operate at 8x the incoming
symbol rate and are configured, for each channel, as two filters in cascade: the first filter has 79 taps
and the second filter has 49 taps. The first filter is used to enhance stop-band rejection and act as a
sampling correction filter and the second filter provides the primary shaping. Coefficients for the filters
may also be downloaded to the device via the serial interface; this gives the opportunity, if required, to
fine tune the frequency response of a complete system so as to minimise the BER or to use the
device in other applications. The filters can also be by-passed if required.
1.5.2.3 Gain Multiplier
This circuitry allows independent external control of the digital amplitudes in the I and Q channels to
12 bits of resolution. Extra circuits allow a mode of operation which will enable linear ramping up to a
maximum value, stay at this value for a specified duration, then ramp back down to zero. The
maximum value for each channel, the duration at maximum, the ramping up rate and the ramping
down rate are all programmable via the serial interface.
1.5.2.4 Offset Adjust
Offset registers allow any offsets introduced in the analogue sections of the transmit path to be
corrected digitally via the serial interface. The offset adjust has a resolution of 1 LSB and a maximum
value of 0.25x full scale.
1.5.2.5 Sigma-Delta D-A Converters and Reconstruction Filters
The converters are designed to have low distortion and >80dB dynamic range. These 3rd order
converters operate at a frequency of 128x symbol rate so as to over-sample the data at their inputs a
further 16 times. The reconstruction filters are 5th order, switched capacitor, low pass filters designed
to work in conjunction with an external RC.
1.5.2.6 Phase Pre-distortion
A further feature allows the user to compensate for a non-orthogonal carrier phase in the external
quadrature modulator by adding a programmable fraction of up to 1/8 of the filtered I and Q channel
signals to each other immediately prior to the DAC input.
1.5.2.7 Ramping Output Amplitude
A facility is provided to allow linear ramping of the outputs.
This is accomplished, if enabled, by
multiplying the gain multiplier words by the ramping control register (RCR) value. The RCR is a 12-bit
word, representing a value from 0 to 1, which is designed to increment by an amount (INC) until its
maximum value. This value is held until a number of symbol times from the start of transmission
(TRD) when RCR decrements by an amount (DEC) until zero. INC, DEC and TRD are all 12-bit words
input via the serial interface prior to the start of a transmission.
相关PDF资料 |
PDF描述 |
|---|---|
| FXO-HC320-0.7500M | CRYSTAL OSCILLATOR, CLOCK, 0.75 MHz, HCMOS OUTPUT |
| FXO-HC320-180.00M | CRYSTAL OSCILLATOR, CLOCK, 180 MHz, HCMOS OUTPUT |
| FXO-HC325-180.00M | CRYSTAL OSCILLATOR, CLOCK, 180 MHz, HCMOS OUTPUT |
| FXO-HC325R-106.25M | CRYSTAL OSCILLATOR, CLOCK, 106.25 MHz, HCMOS OUTPUT |
| FXO-HC320R-106.25M | CRYSTAL OSCILLATOR, CLOCK, 106.25 MHz, HCMOS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| FX981006 | 制造商:Thomas & Betts 功能描述: |
| FX-991ES | 制造商:CASIO 功能描述:CALCULATOR |
| FX-991ES+ | 制造商:CASIO 功能描述:CALCULATOR ((NS)) |
| FX992S | 制造商:CASIO 功能描述:CALCULATOR SCIENTIFIC 制造商:CASIO 功能描述:CALCULATOR, SCIENTIFIC |
| FX996 | 制造商:BACO Controls Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。