- 您现在的位置：买卖IC网 > PDF目录173637 > GS81302D08E-333 (GSI TECHNOLOGY) 16M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF资料下载
参数资料
| 型号： | GS81302D08E-333 |
| 厂商： | GSI TECHNOLOGY |
| 元件分类： | SRAM |
| 英文描述： | 16M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封装： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件页数： | 4/34页 |
| 文件大小： | 536K |
| 代理商： | GS81302D08E-333 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
GS81302D08/09/18/36E-375/350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2011
12/34
2011, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
x36 Byte Write Enable (BWn) Truth Table
BW0
BW1
BW2
BW3
D0–D8
D9–D17
D18–D26
D27–D35
1
Don’t Care
0
1
Data In
Don’t Care
1
0
1
Don’t Care
Data In
Don’t Care
0
1
Data In
Don’t Care
1
0
1
Don’t Care
Data In
Don’t Care
0
1
0
1
Data In
Don’t Care
Data In
Don’t Care
1
0
1
Don’t Care
Data In
Don’t Care
0
1
Data In
Don’t Care
1
0
Don’t Care
Data In
0
1
0
Data In
Don’t Care
Data In
1
0
1
0
Don’t Care
Data In
Don’t Care
Data In
0
1
0
Data In
Don’t Care
Data In
1
0
Don’t Care
Data In
0
1
0
Data In
Don’t Care
Data In
1
0
Don’t Care
Data In
0
Data In
x18 Byte Write Enable (BWn) Truth Table
BW0
BW1
D0–D8
D9–D17
1
Don’t Care
0
1
Data In
Don’t Care
1
0
Don’t Care
Data In
0
Data In
相关PDF资料 |
PDF描述 |
|---|---|
| GS81302D37GE-400I | 4M X 36 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302D10E-300I | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T09E-375T | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T18E-350T | 8M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| GS81302T10E-350I | 16M X 9 DDR SRAM, 0.45 ns, PBGA165 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GS81302D10E-300 | 制造商:GSI Technology 功能描述:GS81302D10E-300 - Trays |
| GS81302D10E-333 | 制造商:GSI Technology 功能描述:GS81302D10E-333 - Trays |
| GS81302D10E-333I | 制造商:GSI Technology 功能描述:GS81302D10E-333I - Trays |
| GS81302D10E-350 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS81302D10E-375 | 制造商:GSI Technology 功能描述:GS81302D10E-375 - Trays |
发布紧急采购，3分钟左右您将得到回复。