- 您现在的位置：买卖IC网 > PDF目录223993 > HY5DU56422ALF-J (HYNIX SEMICONDUCTOR INC) 64M X 4 DDR DRAM, 0.7 ns, PBGA60 PDF资料下载
参数资料
| 型号： | HY5DU56422ALF-J |
| 厂商： | HYNIX SEMICONDUCTOR INC |
| 元件分类： | DRAM |
| 英文描述： | 64M X 4 DDR DRAM, 0.7 ns, PBGA60 |
| 封装： | FBGA-60 |
| 文件页数： | 27/36页 |
| 文件大小： | 395K |
| 代理商： | HY5DU56422ALF-J |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Rev. 0.1/Apr. 02
33
HY5DU56422A(L)F
HY5DU56822A(L)F
HY5DU561622A(L)F
Note :
1.
This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
2.
Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
3.
For command/address input slew rate>=1.0V/ns
4.
For command/address input slew rate>=0.5V/ns and <1.0V/ns
This derating table is used to increase tIS/tIH in case where the input slew-rate is below 0.5V/ns.
Input Setup / Hold Slew-rate Derating Table.
5.
CK, /CK slew rates are>=1.0V/ns
6.
These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by
design or tester correlation.
7.
Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
8.
Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete
Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.
9.
Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this
value can be greater than the minimum specification limits for tCL and tCH).
10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of
tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects and p-channel to
n-channel variation of the output drivers.
11. This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns.
Input Setup / Hold Slew-rate Derating Table.
12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF
+/-310mV for a duration of up to 2ns.
13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and
DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate 1=
0.5V/ns and Slew Rate2=0.4V/n then the Delta Inverse Slew Rate=-0.5ns/V.
Input Setup / Hold Slew-rate
Delta tIS
Delta tIH
V/ns
ps
0.5
0
0.4
+50
0
0.3
+100
0
Input Setup / Hold Slew-rate
Delta tDS
Delta tDH
V/ns
ps
0.5
0
0.4
+75
0.3
+150
I/O Input Level
Delta tDS
Delta tDH
mV
ps
+280
+50
(1/SlewRate1)-(1/SlewRate2)
Delta tDS
Delta tDH
ns/V
ps
00
0
+/-0.25
+50
+/- 0.5
+100
相关PDF资料 |
PDF描述 |
|---|---|
| HY5MS5B6LF-H | 16M X 16 DDR DRAM, 6.5 ns, PBGA60 |
| HY5PS1G831ALFP-C4 | 128M X 8 DDR DRAM, PBGA68 |
| HY5PS1G831ALFP-Y5 | 128M X 8 DDR DRAM, PBGA68 |
| HY5RS573225AFP-16L | 8M X 32 DDR DRAM, 0.28 ns, PBGA136 |
| HY5V28CF-S | 16M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA54 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HY5DU56422ALT | 制造商:未知厂家 制造商全称:未知厂家 功能描述:64Mx4|2.5V|8K|J/M/K/H/L|DDR SDRAM - 256M |
| HY5DU56422ALT-H | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
| HY5DU56422ALT-J | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
| HY5DU56422ALT-K | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
| HY5DU56422ALT-L | 制造商:HYNIX 制造商全称:Hynix Semiconductor 功能描述:256M-S DDR SDRAM |
发布紧急采购，3分钟左右您将得到回复。