- 您现在的位置：买卖IC网 > PDF目录67711 > IDT49C465PQF8 (INTEGRATED DEVICE TECHNOLOGY INC) 49C SERIES, 32-BIT ERROR DETECT AND CORRECT CKT, PQFP144 PDF资料下载
参数资料
| 型号： | IDT49C465PQF8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 算术逻辑单元 |
| 英文描述： | 49C SERIES, 32-BIT ERROR DETECT AND CORRECT CKT, PQFP144 |
| 封装： | PLASTIC, QFP-144 |
| 文件页数： | 36/39页 |
| 文件大小： | 299K |
| 代理商： | IDT49C465PQF8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页
6
COMMERCIAL TEMPERATURE RANGE
IDT49C465/A
32-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT
FUNCTIONAL DESCRIPTION
The error detection/correction codes consist of a modified Hamming
code; it is identical to that used in the IDT49C460.
32-BIT MODE (CODE ID 1,0 = 00)
PCBI
CBI7
CBI0-6
CBO
SYO
EDC
Vcc
CHECKBITS-IN
CHECKBITS-OUT
SYND ROM E-OUT
8
7
64-BIT MODE (CODE ID 1,0 = 10 & 11)
The expansion bus topology is shown in Figure 6. This topology
allows the syndrome bits used by the correction logic to be generated
simultaneously in both parts used in the expansion. During a 64-bit
detection or correction operation, “Partial-Checkbit” data and “Partial-
Syndrome” data is simultaneously exchanged between the two EDC
units in opposite directions on dedicated expansion buses. This results
in very short 64-bit detection and correction times.
PC BI
CBI
CBO
SYO
LOW ER EDC
(CODE ID 1,0 = 10)
CHECKBITS-IN
PAR TIAL-CHECKBITS-OUT (10)
(GENERATE ONLY)
PAR TIAL-SYNDROM E
(DETECT/COR RECT ONLY)
8
PCBI
CBI
CBO
SYO
UPPER ED C
(C OD E ID 1,0 = 11)
ERR
PAR TIAL-CHECKBITS-OUT (11)
(CORRECTION ONLY)
8
(DETECT AN D CORRECT)
FINAL
CHEC KBITS-OUT
LO W ER 32 B ITS (0-31)
UPPER 32 BITS (32-63)
MD0-31
SD0-31
CBO
EDC
CHECKBITS-O UT
32
8
Figure 5. 32-Bit Mode
64-BIT GENERATE-ONLY MODE (CODE ID 1,0 = 01)
If the identity pins CODE ID 1,0 = 01, a single EDC is placed in the 64-
bit “Generate-only” mode. In this mode, the lower 32 bits of the 64-bit
data word enter the device on the MD0-31 inputs and the upper 32-bits
of the 64-bit data word enter the device on the SD0-31 inputs. This
provides the device with the full 64-bit word from memory. The resultant
generated checkbits are output on the CBO0-7 outputs. The generate
time is less than that resulting from using a two-chip cascade.
Figure 6. 64-Bit Mode — 2 Cascaded IDT49C465 Devices
Figure 7. 64-Bit "Generate Only" Mode (Single Chip)
相关PDF资料 |
PDF描述 |
|---|---|
| IDT49FCT818AEB | 8-BIT, DSP-PIPELINE REGISTER, CDFP24 |
| IDT49FCT818P | 8-BIT, DSP-PIPELINE REGISTER, PDIP24 |
| IDT49FCT818L | 8-BIT, DSP-PIPELINE REGISTER, CQCC28 |
| IDT49FCT818LB | 8-BIT, DSP-PIPELINE REGISTER, CQCC28 |
| IDT49FCT818PB | 8-BIT, DSP-PIPELINE REGISTER, PDIP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT49C465PQFB | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:32-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT |
| IDT49C466 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT |
| IDT49C466A | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT |
| IDT49C466APQF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:64-BIT FLOW-THRU ERROR DETECTION AND CORRECTION UNIT |
| IDT49C466GB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Error Detection & Correction (EDAC) |
发布紧急采购，3分钟左右您将得到回复。