收藏本站
参数资料
型号： IDT82P20416DBFG
厂商： IDT, Integrated Device Technology Inc
文件页数： 40/121页
文件大小： 0K
描述： IC LIU T1/E1/J1 16CH SH 484BGA
标准包装： 84
功能： 线路接口单元（LIU）
接口： E1，J1，T1
电路数： 16
电源电压： 1.8V, 3.3V
功率（瓦特）： 3.10W
工作温度： -40°C ~ 85°C
安装类型： 表面贴装
封装/外壳： 484-LFBGA
供应商设备封装： 484-CABGA（19x19）
包装： 托盘
包括： AIS 警报检测器和发生器，回送功能，PRBS 发生器 / 检测器，远程检测器和发生器
IDT82P20416
16-CHANNEL SHORT HAUL T1/E1/J1 LINE INTERFACE UNIT
Functional Description
25
December 17, 2009
3.3.2
TX CLOCK RECOVERY
The Tx Clock Recovery is used only when the transmit system inter-
face is in Dual Rail RZ Format mode. When the transmit system inter-
face is in other modes, the Tx Clock Recovery is bypassed
automatically.
The Tx Clock Recovery is used to recover the clock signal from the
data input on TDPn and TDNn.
3.3.3
ENCODER
The Encoder is used only when the transmit system interface is in
Single Rail NRZ Format mode. When the transmit system interface is in
other modes, the Encoder is bypassed automatically.
In T1/J1 mode, the data to be transmitted is encoded by AMI or
B8ZS line code rule. In E1 mode, the data to be transmitted is encoded
by AMI or HDB3 line code rule. The line code rule is selected by the
T_CODE bit (b2, TCF1,...).
3.3.4
WAVEFORM SHAPER
The IDT82P20416 provides two ways to manipulate the pulse shape
before data is transmitted:
Preset Waveform Template;
User-Programmable Arbitrary Waveform.
3.3.4.1 Preset Waveform Template
In T1/J1 applications, the waveform template meets T1.102. The T1
template is shown in Figure-9. It is measured in the far end, as shown in
Figure-10. The J1 template is measured in the near end line side.
In T1 applications, to meet the template, five preset waveform
templates are provided according to five grades of cable length. The
selection is made by the PULS[3:0] bits (b3~0, PULS,...). In J1 applica-
tions, the PULS[3:0] bits (b3~0, PULS,...) should be set to ‘0111’. Refer
to Table-5 for details.
Figure-9 DSX-1 Waveform Template
Figure-10 T1 Waveform Template Measurement Circuit
Table-4 Multiplex Pin Used in Transmit System Interface
Transmit System
Interface
Multiplex Pin Used On Transmit System
Interface
TDn / TDPn
TDNn
TCLKn / TDNn
Single Rail NRZ Format
TDn 1
TCLKn 2
Dual Rail NRZ Format
TDPn 1
TDNn 1
TCLKn 2
Dual Rail RZ Format
TDPn 1
TDNn 1
Note:
1. The active level on TDn, TDPn and TDNn is selected by the TD_INV bit (b3,
TCF1,...).
2. The active edge of TCLKn is selected by the TCK_ES bit (b4, TCF1,...). If TCLKn is
missing, i.e., no transition for more than 64 T1/E1 clock cycles, the TCKLOS_S bit (b3,
STAT0,...) will be set. A transition from ‘0’ to ‘1’ on the TCKLOS_S bit (b3, STAT0,...) or
any transition (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the TCKLOS_S bit (b3, STAT0,...) will
set the TCKLOS_IS bit (b3, INTS0,...) to ‘1’, as selected by the TCKLOS_IES bit (b3,
INTES,...). When the TCKLOS_IS bit (b3, INTS0,...) is ‘1’, an interrupt will be reported
by INT if not masked by the TCKLOS_IM bit (b3, INTM0,...).
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
1.2
0
250
500
750
1000
1250
Time (ns)
Nor
m
al
iz
ed
Ampl
itude
IDT82P20416
TTIPn
TRINGn
Cable
RLOAD VOUT
Note: RLOAD = 100
+ 5%
相关PDF资料
PDF描述
IDT82P20516DBFG IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P2281PF TXRX T1/E1/J1 LONG/SHORT 80-TQFP
IDT82P2282PF TXRX T1/J1/E1 2CHAN 100-TQFP
IDT82P2284BB TXRX T1/J1/E1 4CHAN 208-PBGA
IDT82P2288BBG TXRX OCTAL T1/E1/J1 256-PBGA
相关代理商/技术参数
参数描述
IDT82P20416DBFG8 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P20416DBFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul T1/E1/J1 Line Interface Unit
IDT82P20516 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit
IDT82P20516BFBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit
IDT82P20516BFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*