收藏本站
参数资料
型号： IDT82P20416DBFG
厂商： IDT, Integrated Device Technology Inc
文件页数： 48/121页
文件大小： 0K
描述： IC LIU T1/E1/J1 16CH SH 484BGA
标准包装： 84
功能： 线路接口单元（LIU）
接口： E1，J1，T1
电路数： 16
电源电压： 1.8V, 3.3V
功率（瓦特）： 3.10W
工作温度： -40°C ~ 85°C
安装类型： 表面贴装
封装/外壳： 484-LFBGA
供应商设备封装： 484-CABGA（19x19）
包装： 托盘
包括： AIS 警报检测器和发生器，回送功能，PRBS 发生器 / 检测器，远程检测器和发生器
IDT82P20416
16-CHANNEL SHORT HAUL T1/E1/J1 LINE INTERFACE UNIT
Functional Description
32
December 17, 2009
3.4
JITTER ATTENUATOR (RJA & TJA)
Two Jitter Attenuators are provided for each channel of receiver and
transmitter. Each Jitter Attenuator can be enabled or disabled, as deter-
mined by the RJA_EN/TJA_EN bit (b3, RJA/TJA,...) respectively.
Each Jitter Attenuator consists of a FIFO and a DPLL, as shown in
Figure-16.
Figure-16 Jitter Attenuator
The FIFO is used as a pool to buffer the jittered input data, then the
data is clocked out of the FIFO by a de-jittered clock. The depth of the
FIFO can be 32 bits, 64 bits or 128 bits, as selected by the RJA_DP[1:0]/
TJA_DP[1:0] bits (b2~1, RJA/TJA,...). Accordingly, the typical delay
produced by the Jitter Attenuator is 16 bits, 32 bits or 64 bits. The 128-
bit FIFO is used when large jitter tolerance is expected, while the 32-bit
FIFO is used in delay sensitive applications.
The DPLL is used to generate a de-jittered clock to clock out the data
stored in the FIFO. The DPLL can only attenuate the incoming jitter
whose frequency is above Corner Frequency (CF) by 20 dB per decade
falling off. The jitter whose frequency is lower than the CF passes
through the DPLL without any attenuation. In T1/J1 applications, the CF
of the DPLL is 5 Hz or 1.26 Hz. In E1 applications, the CF of the DPLL is
6.77 Hz or 0.87 Hz. The CF is selected by the RJA_BW/TJA_BW bit (b0,
RJA/TJA,...). The lower the CF is, the longer time is needed to achieve
synchronization.
If the incoming data moves faster than the outgoing data, the FIFO
will overflow. If the incoming data moves slower than the outgoing data,
the FIFO will underflow. The overflow and underflow are both captured
by the RJA_IS/TJA_IS bit (b5/6, INTS0,...). The occurrence of overflow
or underflow will be reported by the INT pin if enabled by the RJA_IM/
TJA_IM bit (b5/6, INTM0,...).
To avoid overflow or underflow, the JA-Limit function can be enabled
by setting the RJA_LIMT/TJA_LIMT bit (b4, RJA/TJA,...). When the JA-
Limit function is enabled, the speed of the outgoing data will be adjusted
automatically if the FIFO is 2-bit close to its full or emptiness. Though
the JA-Limit function can reduce the possibility of FIFO overflow and
underflow, the quality of jitter attenuation is deteriorated.
The performance of the Jitter Attenuator meets ITUT I.431, G.703,
G.736-739, G.823, G.824, ETSI 300011, ETSI TBR12/13, AT&T
TR62411, TR43802, TR-TSY 009, TR-TSY 253 and TR-TRY 499. Refer
to Section 8.12 Jitter Attenuation Characteristics for the jitter perfor-
mance.
FIFO
32/64/128
DPLL
Jittered Data
De-jittered Data
Jittered Clock
De-jittered Clock
write
clock
read
clock
相关PDF资料
PDF描述
IDT82P20516DBFG IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P2281PF TXRX T1/E1/J1 LONG/SHORT 80-TQFP
IDT82P2282PF TXRX T1/J1/E1 2CHAN 100-TQFP
IDT82P2284BB TXRX T1/J1/E1 4CHAN 208-PBGA
IDT82P2288BBG TXRX OCTAL T1/E1/J1 256-PBGA
相关代理商/技术参数
参数描述
IDT82P20416DBFG8 制造商:Integrated Device Technology Inc 功能描述:IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P20416DBFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul T1/E1/J1 Line Interface Unit
IDT82P20516 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit
IDT82P20516BFBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit
IDT82P20516BFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:16-Channel Short Haul E1 Line Interface Unit
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*