参数资料
型号: IDT82V3255DK
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 通信及网络
英文描述: WAN PLL
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP64
封装: TQFP-64
文件页数: 3/127页
文件大小: 868K
代理商: IDT82V3255DK
Table of Contents
3
June 19, 2006
FEATURES.............................................................................................................................................................................. 9
HIGHLIGHTS....................................................................................................................................................................................................9
MAIN FEATURES............................................................................................................................................................................................9
OTHER FEATURES.........................................................................................................................................................................................9
APPLICATIONS....................................................................................................................................................................... 9
DESCRIPTION....................................................................................................................................................................... 10
FUNCTIONAL BLOCK DIAGRAM........................................................................................................................................ 11
1 PIN ASSIGNMENT ...........................................................................................................................................................12
2 PIN DESCRIPTION ..........................................................................................................................................................13
3 FUNCTIONAL DESCRIPTION .........................................................................................................................................17
3.1
RESET ...........................................................................................................................................................................................................17
3.2
MASTER CLOCK ..........................................................................................................................................................................................17
3.3
INPUT CLOCKS & FRAME SYNC SIGNALS ...............................................................................................................................................18
3.3.1
Input Clocks .................................................................................................................................................................................... 18
3.3.2
Frame SYNC Input Signals ............................................................................................................................................................ 18
3.4
INPUT CLOCK PRE-DIVIDER ......................................................................................................................................................................19
3.5
INPUT CLOCK QUALITY MONITORING .....................................................................................................................................................20
3.5.1
Activity Monitoring ......................................................................................................................................................................... 20
3.5.2
Frequency Monitoring ................................................................................................................................................................... 21
3.6
T0 / T4 DPLL INPUT CLOCK SELECTION ..................................................................................................................................................22
3.6.1
External Fast Selection (T0 only) .................................................................................................................................................. 22
3.6.2
Forced Selection ............................................................................................................................................................................ 23
3.6.3
Automatic Selection ....................................................................................................................................................................... 23
3.7
SELECTED INPUT CLOCK MONITORING ..................................................................................................................................................24
3.7.1
T0 / T4 DPLL Locking Detection ................................................................................................................................................... 24
3.7.1.1
Fast Loss .......................................................................................................................................................................... 24
3.7.1.2
Coarse Phase Loss .......................................................................................................................................................... 24
3.7.1.3
Fine Phase Loss ............................................................................................................................................................... 24
3.7.1.4
Hard Limit Exceeding ....................................................................................................................................................... 24
3.7.2
Locking Status ............................................................................................................................................................................... 24
3.7.3
Phase Lock Alarm (T0 only) .......................................................................................................................................................... 25
3.8
SELECTED INPUT CLOCK SWITCH ...........................................................................................................................................................26
3.8.1
Input Clock Validity ........................................................................................................................................................................ 26
3.8.2
Selected Input Clock Switch ......................................................................................................................................................... 26
3.8.2.1
Revertive Switch ............................................................................................................................................................... 26
3.8.2.2
Non-Revertive Switch (T0 only) ........................................................................................................................................ 27
3.8.3
Selected / Qualified Input Clocks Indication ................................................................................................................................ 27
3.9
SELECTED INPUT CLOCK STATUS VS. DPLL OPERATING MODE .......................................................................................................28
3.9.1
T0 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 28
3.9.2
T4 Selected Input Clock vs. DPLL Operating Mode .................................................................................................................... 30
3.10 T0 / T4 DPLL OPERATING MODE ...............................................................................................................................................................31
3.10.1 T0 DPLL Operating Mode .............................................................................................................................................................. 31
3.10.1.1 Free-Run Mode ................................................................................................................................................................ 31
3.10.1.2 Pre-Locked Mode ............................................................................................................................................................. 31
3.10.1.3 Locked Mode .................................................................................................................................................................... 31
3.10.1.3.1 Temp-Holdover Mode .................................................................................................................................... 31
Table of Contents
相关PDF资料
PDF描述
IDT82V3255DKG WAN PLL
IDT82V3255TF WAN PLL
IDT82V3255TFG WAN PLL
IDT82V3280 WAN PLL
IDT82V3280DQ WAN PLL
相关代理商/技术参数
参数描述
IDT82V3255DKG 功能描述:IC PLL WAN SMC STRATUM 3 64-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3255DKG8 功能描述:IC PLL WAN SMC STRATUM 3 64-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3255EDGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255TF 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255TFBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL