- 您现在的位置：买卖IC网 > PDF目录377488 > IDT82V3255DK (INTEGRATED DEVICE TECHNOLOGY INC) WAN PLL PDF资料下载
参数资料
| 型号： | IDT82V3255DK |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 通信及网络 |
| 英文描述： | WAN PLL |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP64 |
| 封装： | TQFP-64 |
| 文件页数： | 6/127页 |
| 文件大小： | 868K |
| 代理商： | IDT82V3255DK |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页
List of Tables
6
June 19, 2006
Table 1: Pin Description ............................................................................................................................................................................................. 13
Table 2: Related Bit / Register in Chapter 3.2 ........................................................................................................................................................... 17
Table 3: Related Bit / Register in Chapter 3.3 ........................................................................................................................................................... 18
Table 4: Related Bit / Register in Chapter 3.4 ........................................................................................................................................................... 19
Table 5: Related Bit / Register in Chapter 3.5 ........................................................................................................................................................... 21
Table 6: Input Clock Selection for T0 Path ................................................................................................................................................................ 22
Table 7: Input Clock Selection for T4 Path ................................................................................................................................................................ 22
Table 8: External Fast Selection ................................................................................................................................................................................ 22
Table 9: ‘n’ Assigned to the Input Clock ..................................................................................................................................................................... 23
Table 10: Related Bit / Register in Chapter 3.6 ........................................................................................................................................................... 23
Table 11: Coarse Phase Limit Programming (the selected input clock of 2 kHz, 4 kHz or 8 kHz) .............................................................................. 24
Table 12: Coarse Phase Limit Programming (the selected input clock of other than 2 kHz, 4 kHz and 8 kHz) .......................................................... 24
Table 13: Related Bit / Register in Chapter 3.7 ........................................................................................................................................................... 25
Table 14: Conditions of Qualified Input Clocks Available for T0 & T4 Selection ......................................................................................................... 26
Table 15: Related Bit / Register in Chapter 3.8 ........................................................................................................................................................... 27
Table 16: T0 DPLL Operating Mode Control ............................................................................................................................................................... 28
Table 17: T4 DPLL Operating Mode Control ............................................................................................................................................................... 30
Table 18: Related Bit / Register in Chapter 3.9 ........................................................................................................................................................... 30
Table 19: Frequency Offset Control in Temp-Holdover Mode ..................................................................................................................................... 31
Table 20: Frequency Offset Control in Holdover Mode ............................................................................................................................................... 32
Table 21: Holdover Frequency Offset Read ................................................................................................................................................................ 32
Table 22: Related Bit / Register in Chapter 3.10 ......................................................................................................................................................... 33
Table 23: Related Bit / Register in Chapter 3.11 ......................................................................................................................................................... 35
Table 24: Related Bit / Register in Chapter 3.12 ......................................................................................................................................................... 36
Table 25: Outputs on OUT1 & OUT2 if Derived from T0/T4 DPLL Outputs ................................................................................................................ 36
Table 26: Outputs on OUT1 & OUT2 if Derived from T0/T4 APLL .............................................................................................................................. 37
Table 27: Frame Sync Input Signal Selection .............................................................................................................................................................. 38
Table 28: Synchronization Control ............................................................................................................................................................................... 38
Table 29: Related Bit / Register in Chapter 3.13 ......................................................................................................................................................... 39
Table 30: Related Bit / Register in Chapter 3.14 ......................................................................................................................................................... 40
Table 31: Read Timing Characteristics in Serial Mode ................................................................................................................................................ 44
Table 32: Write Timing Characteristics in Serial Mode ................................................................................................................................................ 44
Table 33: JTAG Timing Characteristics ....................................................................................................................................................................... 45
Table 34: Register List and Map .................................................................................................................................................................................. 46
Table 35: Power Consumption and Maximum Junction Temperature ....................................................................................................................... 111
Table 36: Thermal Data ............................................................................................................................................................................................. 111
Table 37: Absolute Maximum Rating ......................................................................................................................................................................... 112
Table 38: Recommended Operation Conditions ........................................................................................................................................................ 112
Table 39: CMOS Input Port Electrical Characteristics ............................................................................................................................................... 113
Table 40: CMOS Input Port with Internal Pull-Up Resistor Electrical Characteristics ................................................................................................ 113
Table 41: CMOS Input Port with Internal Pull-Down Resistor Electrical Characteristics ........................................................................................... 113
Table 42: CMOS Output Port Electrical Characteristics ............................................................................................................................................ 113
Table 43: PECL Input / Output Port Electrical Characteristics ................................................................................................................................... 115
Table 44: LVDS Input / Output Port Electrical Characteristics ................................................................................................................................... 116
Table 45: Output Clock Jitter Generation .................................................................................................................................................................. 117
Table 46: Output Clock Phase Noise ......................................................................................................................................................................... 118
Table 47: Input Jitter Tolerance (155.52 MHz) .......................................................................................................................................................... 118
Table 48: Input Jitter Tolerance (1.544 MHz) ............................................................................................................................................................ 118
List of Tables
相关PDF资料 |
PDF描述 |
|---|---|
| IDT82V3255DKG | WAN PLL |
| IDT82V3255TF | WAN PLL |
| IDT82V3255TFG | WAN PLL |
| IDT82V3280 | WAN PLL |
| IDT82V3280DQ | WAN PLL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT82V3255DKG | 功能描述:IC PLL WAN SMC STRATUM 3 64-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| IDT82V3255DKG8 | 功能描述:IC PLL WAN SMC STRATUM 3 64-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| IDT82V3255EDGBLANK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL |
| IDT82V3255TF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL |
| IDT82V3255TFBLANK | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL |
发布紧急采购，3分钟左右您将得到回复。