参数资料
| 型号： | IP-ASI |
| 厂商： | Altera |
| 文件页数： | 22/27页 |
| 文件大小： | 0K |
| 描述： | IP VIDEO INTERFACE - ASI |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 数字视频广播用接收器/收发器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页
A. Constraints
Introduction
For the ASI MegaCore function to work reliably, you must implement the following
Quartus II constraints:
■
■
■
■
Specify clock characteristics
Set timing exceptions such as false path, minimum delay and maximum delay
Minimize the timing skew among the paths from I/O pins to the four sampling
registers
Set the oversampling clock that is used by the oversampling interface to 135 MHz
as an independent clock domain
Constraint Design With TimeQuest Timing Analyzer
To ensure your design meets timing and other requirements, you must constrain the
design. This section provides the necessary steps to properly constrain your ASI
design using TimeQuest timing analyzer.
1. Set up the Quartus II TimeQuest timing analyzer.
a. To specify the Quartus II TimeQuest timing analyzer as the default timing
analyzer, on the Assignments menu, click Settings .
b. In the Settings dialog box, under the Category list, select Timing Analysis
Settings .
c. Turn on Use TimeQuest Timing Analyzer during compilation option, and
click OK .
2. Perform initial compilation to create an initial design database before you specify
timing constraints for your design. On the Processing menu, click Start
Compilation .
3. Run the Quartus II TimeQuest timing analyzer. On the Tools menu, click
TimeQuest Timing Analyzer .
4. Create timing netlist based on the fully annotated database from the post-fit
results, after you perform a full compilation. Double-click Create Timing Netlist
in the Tasks pane.
5. Write SDC constraint file. The Quartus II software does not automatically update
.sdc files. You must explicitly write new or update constraints in the TimeQuest
timing analyzer. On the Constraints menu, click Write SDC File to write your
constraints to an .sdc file.
6. Specify timing constraints and exceptions. To enter your timing requirements, you
can use constraint entry dialog boxes or edit the previously created .sdc file.
January 2014
Altera Corporation
Asynchronous Serial Interface (ASI) MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-ED8B10B | IP 8B10B ENCODER/DECODER |
| IP-FFT | IP FFT/IFFT |
| IP-FIR | IP FIR COMPILER |
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPB009N03L G | 功能描述:MOSFET OptiMOS 3 PWR TRANS 30V 180A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| IPB009N03LG | 制造商:Infineon Technologies AG 功能描述:MOSFET N-Ch 30V 180A OptiMOS3 TO263-7 |
| IPB009N03LGATMA1 | 制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 180A 7-Pin(6+Tab) TO-263 制造商:Infineon Technologies AG 功能描述:N-KANAL POWER MOS - Tape and Reel 制造商:Infineon Technologies AG 功能描述:MOSFET N-CH 30V 180A TO263-7 |
| IPB010N06N | 功能描述:MOSFET 60V TO-263 RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
| IPB010N06NATMA1 | 功能描述:MOSFET MV POWER MOS RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。