参数资料
型号: IP-ASI
厂商: Altera
文件页数: 24/27页
文件大小: 0K
描述: IP VIDEO INTERFACE - ASI
标准包装: 1
系列: *
类型: MegaCore
功能: 数字视频广播用接收器/收发器
许可证: 初始许可证
Appendix A: Constraints
A–3
Minimize Timing Skew
Specify Clocks that are Exclusive or Asynchronous
The ASI MegaCore function may show timing violations in slower speed grade
devices. These paths are not required to have fast timing, so you can use the following
constraints to remove these timing paths. The command set_clock_groups can be
used.
For ASI RX (soft transceiver), set the following false paths:
set_false_path from
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|sample_0[*]} to
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|dout[*]}
set_false_path from
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|sample_1[*]} to
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|dout[*]}
set_false_path from
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|start_read} to
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|dout[*]}
set_false_path from
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|start_read} to
{asi_megacore_top:asi_megacore_top_inst|asi_receive:asi_rx_gen.u_rx
|serdes_s2p:u_s2p|sample_read_pos}
The following SDC commands are applicable for ASI RX (soft transceiver) using
Stratix IV devices.
set_clock_groups -exclusive -group [get_clocks {tx_clk135}] -group
[get_clocks
{asi_megacore_top_inst|asi_tx_gen.u_tx|u_gxb4_tx.u_gxb|alt4gxb_comp
onent|auto_generated|transmit_pcs0|clkout}]
1
You must use the constraint entry dialog boxes for other device families.
Minimize Timing Skew
You should minimize the timing skew among the paths from I/O pins to the four
sampling registers ( sample_a[0] , sample_b[0] , sample_c[0] , and sample_d[0] ). To
minimize the timing skew, manually place the sampling registers close to each other
and to the serial input pin. Because these four registers are using four different clock
domains, place two of the four registers in one LAB and the other two in another LAB.
Furthermore, place the 2 chosen LABs within the same row whatever the placement
of the serial input. Finally, do not place the four sampling registers at the immediate
rows or columns next to the I/O, but the second one next to the I/O bank. This
location is because inter-LAB interconnects between I/O banks and their immediate
rows or columns are much faster than core interconnect.
1
Optimizing beneficial skew may add unwanted delay to the sampling clocks and
cause performance degradation or failure. To avoid this unwanted delay for all
sampling registers, in the Fitter settings, select Off for Enable Beneficial Skew
Optimization .
January 2014
Altera Corporation
Asynchronous Serial Interface (ASI) MegaCore Function User Guide
相关PDF资料
PDF描述
IP-ED8B10B IP 8B10B ENCODER/DECODER
IP-FFT IP FFT/IFFT
IP-FIR IP FIR COMPILER
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
相关代理商/技术参数
参数描述
IPB009N03L G 功能描述:MOSFET OptiMOS 3 PWR TRANS 30V 180A RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPB009N03LG 制造商:Infineon Technologies AG 功能描述:MOSFET N-Ch 30V 180A OptiMOS3 TO263-7
IPB009N03LGATMA1 制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 180A 7-Pin(6+Tab) TO-263 制造商:Infineon Technologies AG 功能描述:N-KANAL POWER MOS - Tape and Reel 制造商:Infineon Technologies AG 功能描述:MOSFET N-CH 30V 180A TO263-7
IPB010N06N 功能描述:MOSFET 60V TO-263 RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPB010N06NATMA1 功能描述:MOSFET MV POWER MOS RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube