参数资料
| 型号： | IP-RSDEC |
| 厂商： | Altera |
| 文件页数： | 23/38页 |
| 文件大小： | 0K |
| 描述： | IP REED-SOLOMON DECODER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | Reed-Solomon 解码器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
Chapter 3: Functional Description
3–3
RS Encoder
To use shortened codewords with the Altera RS encoder and decoder, you use IP
Toolbench to set the codeword length to the correct value, in the example, 204.
Variable Encoding and Decoding
Under normal circumstances, the encoder and decoder allow variable encoding and
decoding—you can change the number of symbols per codeword ( N ) using sink_eop ,
but not the number of check symbols while decoding.
1
However, you cannot change the length of the codeword, if you turn on the erasure-
supporting option.
If you turn on the variable option, you can vary the number of symbols per codeword
(using the numn signal) and the number of check symbols (using the numcheck signal),
in real time, from their minimum allowable values up to their selected values, even
with the erasures-supporting option turned on. Table 3–7 on page 3–10 shows the
variable option signals.
RS Encoder
The sink_sop signal starts a codeword; sink_eop signals its termination. An asserted
sink_val indicates valid data. The sink_sop is only valid when sink_val is asserted.
1
Only assert sink_val one clock cycle after the encoder asserts sink_ena .
By de-asserting sink_ena , the encoder signals that it cannot sink more incoming
symbols after sink_eop is signalled at the input. During this time it is generating the
check symbols for the current codeword. Figure 3–2 shows the operation of the RS
encoder. The example shows a codeword with eight information symbols and five
check symbols.
Figure 3–2. Encoder Timing
clk
sink_ena
sink_ v al
sink_sop
sink_eop
rsin[8:1]
01 02 03 04 05 06 07 08 09
09
10 11 12 13
14 15 16
source_ena
source_ v al
source_sop
source_eop
rsout[8:1]
01 02 03 04 05 06 07 08 P1 P2 P3 P4 P5 09 10
12
11 12 13 14 15 16 P6 P7 P8 P9
The numcheck input is latched inside the encoder when sink_sop is asserted.
November 2013
Altera Corporation
Reed-Solomon Compiler
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-SDI | 功能描述:开发软件 Video Interface SDI MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDI-II | 功能描述:开发软件 SDI II Video MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR | 功能描述:开发软件 DDR SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR2 | 功能描述:开发软件 DDR2 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR3 | 功能描述:开发软件 DDR3 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。