参数资料
| 型号： | IP-RSDEC |
| 厂商： | Altera |
| 文件页数： | 24/38页 |
| 文件大小： | 0K |
| 描述： | IP REED-SOLOMON DECODER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | Reed-Solomon 解码器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
3–4
Chapter 3: Functional Description
RS Decoder
You can change the number of symbols in a codeword at run-time without resetting
the encoder. You must make the changes between complete codewords; you cannot
change numcheck during encoding. Figure 3–3 shows variable encoding.
Figure 3–3. Variable Encoding
clk
sink_ena
sink_ v al
sink_sop
sink_eop
rsin[8:1]
source_ena
source_ v al
source_sop
source_eop
01 02 03 04 05 06 07 08
09 10 11 12
rsout[8:1]
01 02 03 04 05 06 07 08 P1 P2 P3 P4 P5 09 10 11 12
numcheck[4:1]
05
05
RS Decoder
architecture. However, if the parameters are in the continuous range (refer to
Table 3–3 on page 3–8 ), the decoder shows continuous behavior and can accept a new
symbol every clock cycle.
The decoder is self-flushing—it processes and delivers a codeword without needing a
new codeword to be fed in. Therefore, latency between the input and output does not
depend on the availability of input data. The throughput latency is approximately
three codewords
The reset is active high and can be asserted asynchronously. However, it has to be de-
asserted synchronously with clk .
The RS decoder always tries to detect and correct errors in the codeword. However, as
the number of errors increases, the decoder gets to a stage where it can no longer
correct but only detect errors, at which point the decoder asserts the decfail signal.
As the number of errors increases still further, the results become unpredictable.
Table 3–1 shows how the decoder corrects and detects errors depending on R .
Table 3–1. Decoder Detection and Correction
Number of Errors
Errors ? R /2
Decoder Behavior
Decoder detects and corrects errors.
R /2 ? errors ? R
Errors ? R
Decoder asserts decfail and can only detect errors.
Unpredictable results.
(1)
Note to Table 3–1 :
(1) The decoder may fail to assert decfail, for low values of R (4,5, or 6), or when using erasures and the differences
between the number of erasures and R is small (4, 5 or 6).
Reed-Solomon Compiler
User Guide
November 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-SDI | 功能描述:开发软件 Video Interface SDI MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDI-II | 功能描述:开发软件 SDI II Video MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR | 功能描述:开发软件 DDR SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR2 | 功能描述:开发软件 DDR2 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR3 | 功能描述:开发软件 DDR3 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。