参数资料
| 型号： | IP-RSDEC |
| 厂商： | Altera |
| 文件页数： | 25/38页 |
| 文件大小： | 0K |
| 描述： | IP REED-SOLOMON DECODER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | Reed-Solomon 解码器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
Chapter 3: Functional Description
3–5
RS Decoder
The RS decoder observes Avalon-ST interface standard for input and output data. One
clock cycle after the decoder asserts sink_ena , you can assert sink_val . The decoder
accepts the data at rsin as valid data. The codeword is started with sink_sop . The
numcheck and numn signals are latched to sink_sop .
The codeword is finished when sink_eop is asserted. If sink_ena is de-asserted, from
one clock cycle onwards the decoder cannot process any more data until sink_ena is
asserted again.
At the output the operation is identical. If you assert source_ena , the decoder asserts
source_val and provides valid data on rsout if available. Also, it indicates the start
and end of the codeword with source_sop and source_eop respectively.
Figure 3–4 shows the operation of the RS decoder.
Figure 3–4. Decoder Timing
clk
sink_ena
sink_ v al
sink_sop
sink_eop
rsin[8:1]
source_ena
source_ v al
source_sop
source_eop
01 02 03 04 05 06 07 08 P1 P2 P3 P4 P5
09 10 11 12 13
rsout[8:1]
01 02 03 04 05 06 07 08 P1 P2 P3 P4 P5
12
numcheck[4:1]
numn[4:1]
05
13
05
13
The decoder has the following optional outputs, which you turn on in IP Toolbench:
■
■
Error symbol
Bit error count
Error Symbol Output
The error symbol output, rserr is the Galois field error correction value. The RS
decoder finds the error values and location and adds these values in the Galois field to
the input value. Galois field addition and subtraction is the same operation. An XOR
operation performs this operation between bits of the two values.
November 2013
Altera Corporation
Reed-Solomon Compiler
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-SDI | 功能描述:开发软件 Video Interface SDI MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDI-II | 功能描述:开发软件 SDI II Video MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR | 功能描述:开发软件 DDR SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR2 | 功能描述:开发软件 DDR2 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR3 | 功能描述:开发软件 DDR3 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。