参数资料
| 型号： | IP-RSDEC |
| 厂商： | Altera |
| 文件页数： | 27/38页 |
| 文件大小： | 0K |
| 描述： | IP REED-SOLOMON DECODER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | Reed-Solomon 解码器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
Chapter 3: Functional Description
3–7
Parameters
The Avalon-ST interface supports backpressure, which is a flow control mechanism,
where a sink can signal to a source to stop sending data. The sink typically uses
backpressure to stop the flow of data when its FIFO buffers are full or when there is
congestion on its output. When designing a datapath, which includes the RS
MegaCore function, you may not need backpressure if you know the downstream
components can always receive data. You may achieve a higher clock rate by driving
the source ready signal source_ena of the RS high, and not connecting the sink ready
signal sink_ena .
f For more information about the Avalon-ST interface, refer to the Avalon Interface
Specifications .
Figure 3–6 shows the RS encoder and decoder Avalon-ST interfaces.
Figure 3–6. Avalon ST Interface
RS Encoder or Decoder
User Module
Source
ena
v al
sop
eop
dat
Sink
sink_ena
sink_ v al
sink_sop
sink_eop
rr/eras_sym
Source
source_ena
source_ v al
source_sop
source_eop
dec b it
ena
v al
sop
eop
dat
User Module
Sink
Avalon ST Interface
Parameters
Table 3–2 shows the implementation parameters.
Table 3–2. Implementation Parameters
Avalon ST Interface
Parameter
Value
Description
Function
Variable
Erasures-supporting decoder
(1)
Error symbol (1)
On or Off
On or Off
On or Off
Specifies the variable option. Refer to “Variable Encoding and Decoding” on
page 3–3 .
Specifies the erasures-supporting decoder option. This option substantially
Specifies the error symbol output. Refer to “RS Decoder” on page 3–4 and
Bit error
(1)
On or Off
You can set the bit error output to be either Split count or Full count . Refer to
“RS Decoder” on page 3–4 and Table 3–8 on page 3–10 .
The keysize parameter allows you to trade off the amount of logic resources
Keysize
(1)
Half or
Full.
against the supported throughput. Full has twice as many Galois field
multipliers as half. A full decoder uses more logic and is probably slightly
slower in frequency, but supports a higher throughput. If both full and half give
you the required throughput for your parameters, always select half.
Note to Table 3–2 :
(1) This parameter applies to the decoder only.
November 2013
Altera Corporation
Reed-Solomon Compiler
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-SDI | 功能描述:开发软件 Video Interface SDI MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDI-II | 功能描述:开发软件 SDI II Video MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR | 功能描述:开发软件 DDR SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR2 | 功能描述:开发软件 DDR2 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SDRAM/DDR3 | 功能描述:开发软件 DDR3 SDRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。