- 您现在的位置：买卖IC网 > PDF目录16076 > IPR-NCO (Altera)IP NCO COMPILER RENEW PDF资料下载
参数资料
| 型号： | IPR-NCO |
| 厂商： | Altera |
| 文件页数： | 43/54页 |
| 文件大小： | 0K |
| 描述： | IP NCO COMPILER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 数控振荡器编译器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页当前第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
Chapter 4: Functional Description
Functional Description
Figure 4–7 shows the timing diagram for a serial CORDIC NCO architecture.
Figure 4–7. Serial CORDIC Timing Diagram
clk
clken
phi_inc_i 31457
reset_n
out_ v alid
4–11
fsin_0 0
3
1404
2043
1574
257
-1201
-2011
fcos_0 0
2047
2046
1490
129
-1308
-2030
-1657
-383
1
Note that the fsin_0 and fcos_0 values can change while out_valid is low.
After the clock enable is asserted, the oscillator outputs sinusoidal samples at a rate of
one sample per N clock cycles, where N is the magnitude precision set in the NCO
MegaCore function. Figure 4–7 shows the case where N = 8. There is also an initial
latency of L clock cycles; the exact value of L depends on the parameters that you set.
Table 4–3 shows typical latency values for the different architectures.
Table 4–3. Latency Values
Latency
(2) , (3)
Architecture
Variation
Base
Minimum
Maximum
Small ROM
Large ROM
Multiplier-Based
all
all
Throughput = 1, Logic cells
7
4
11
7
4
11
13
10
17
Multiplier-Based
Throughput = 1, Dedicated, Special case
(1)
8
8
14
Multiplier-Based
Multiplier-Based
Throughput = 1, Dedicated, Not special case
Throughput = 1/2
10
15
10
15
16
26
CORDIC
CORDIC
Parallel
Serial CORDIC
2N + 4
2N + 2
20
18
(4)
(4)
74
258
(5)
(5)
Notes for Table 4–3 :
(1) Special case: (9 <= N <= 18 && WANT_SIN_AND_COS).
(2) Latency = base latency + dither latency+ frequency modulation pipeline + phase modulation pipeline (× N for serial CORDIC).
(3) Dither latency = 0 (dither disabled) or 2 (dither enabled).
(4) Minimum latency assumes N = 8.
(5) Maximum latency assumes N = 32
November 2013
Altera Corporation
NCO MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| EMM06DRMT-S288 | CONN EDGECARD 12POS .156 EXTEND |
| VLCF4024T-470MR44-2 | INDUCTOR POWER 47UH 0.44A SMD |
| RP10-483.3SE/N | CONV DC/DC 10W 36-75VIN 3.3VOUT |
| M3YYK-2606R | IDC CABLE - MPD26K/MC26M/MPD26K |
| M3RRK-2606R | IDC CABLE - MPR26K/MC26M/MPR26K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-NIOS | 功能描述:开发软件 Nios II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPROBER 520 | 制造商:TTi-Thurlby Thandar Instruments 功能描述:Bulk 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, POSITIONAL, ON PCB TRACK 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, 5MHZ, 2M; Test Probe Ratio:-; Connector Type A:-; Connector Type B:-; Lead Length:2m; Bandwidth:5MHz; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: NA |
| IPR-PCI/MT32 | 功能描述:开发软件 PCI 32b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/MT64 | 功能描述:开发软件 PCI 64b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/T32 | 功能描述:开发软件 PCI 32-bit Target MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。