- 您现在的位置：买卖IC网 > PDF目录16076 > IPR-NCO (Altera)IP NCO COMPILER RENEW PDF资料下载
参数资料
| 型号： | IPR-NCO |
| 厂商： | Altera |
| 文件页数： | 47/54页 |
| 文件大小： | 0K |
| 描述： | IP NCO COMPILER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 数控振荡器编译器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页
A. Exa mple Multichannel Design
Multichannel Design
Often in a system where the clock frequency of the design is much higher than the
sampling frequency, it is possible to time share some of the hardware.
Consider a system with a clock frequency of 200 MHz and a sampling rate of 50 MSPS
(Megasamples per second). You can actually generate four complex sinusoids using a
single instance of the NCO MegaCore function. This example design demonstrates
how you can achieve this using the multi-channel feature.
Example design 3 generates four multiplexed and de-multiplexed streams of complex
sinusoids, which can be used in a digital up or down converter design ( Figure A–1 ).
Figure A–1. Multi-Channel NCO Example Design
A v alon-Streaming
Counter
out_ v alid
fsin_o
v alid
fsin_o
fcos_o
phi_ch0
phi_ch1
phi_inc_i
fcos_o
startofpacket
endofpacket
phi_ch2
phi_ch3
fmod_ch0
NCO
sin_ch0
sin_ch1
fmod_ch1
fmod_ch2
fmod_ch3
re q _mode_i
sin_ch2
sin_ch3
cos_ch0
pmod_ch0
pmod_ch1
pmod_ch2
pmod_ch3
phase_mod_i
cos_ch1
cos_ch2
cos_ch3
Counter
The design also generates five output signals ( valid , startofpacket , endfopacket ,
fsin_o and fcos_o ) that are used by the Avalon-ST interface as shown in Figure A–1 .
There are separate top-level design files (named multichannel_example.v and
multichannel_example.vhd ) for Verilog HDL and VHDL in the directories:
< IP install path >\nco\example_designs\multi_channel\verilog
< IP install path >\nco\example_designs\multi_channel\vhdl
To open the multichannel example design perform the following steps:
November 2013
Altera Corporation
NCO MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| EMM06DRMT-S288 | CONN EDGECARD 12POS .156 EXTEND |
| VLCF4024T-470MR44-2 | INDUCTOR POWER 47UH 0.44A SMD |
| RP10-483.3SE/N | CONV DC/DC 10W 36-75VIN 3.3VOUT |
| M3YYK-2606R | IDC CABLE - MPD26K/MC26M/MPD26K |
| M3RRK-2606R | IDC CABLE - MPR26K/MC26M/MPR26K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-NIOS | 功能描述:开发软件 Nios II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPROBER 520 | 制造商:TTi-Thurlby Thandar Instruments 功能描述:Bulk 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, POSITIONAL, ON PCB TRACK 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, 5MHZ, 2M; Test Probe Ratio:-; Connector Type A:-; Connector Type B:-; Lead Length:2m; Bandwidth:5MHz; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: NA |
| IPR-PCI/MT32 | 功能描述:开发软件 PCI 32b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/MT64 | 功能描述:开发软件 PCI 64b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/T32 | 功能描述:开发软件 PCI 32-bit Target MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。