- 您现在的位置：买卖IC网 > PDF目录16076 > IPR-NCO (Altera)IP NCO COMPILER RENEW PDF资料下载
参数资料
| 型号： | IPR-NCO |
| 厂商： | Altera |
| 文件页数： | 48/54页 |
| 文件大小： | 0K |
| 描述： | IP NCO COMPILER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 数控振荡器编译器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页
A–2
Appendix A: Example Multichannel Design
Multichannel Design
1. Browse to the appropriate example design directory. There is a choice between
VHDL and Verilog HDL files.
2. Create a new Quartus II project in the example design directory.
3. Add the Verilog HDL or VHDL files to the project and specify the top level entity
to be multichannel_example .
4. On the Tools menu, click MegaWizard Plug-In Manager . In the MegaWizard
Plug-In Manager dialog box, select Edit an existing custom megafunction
variation and select the nco.vhd file with Megafunction name NCO v10.1 .
5. Click Next to display IP Toolbench, Click Parameterize to review the parameters,
then click Generate .
6. Open ModelSim, and change the directory to the appropriate multiple channel
example design verilog or vhdl directory.
7. Select TCL > Execute Macro from the Tools menu in ModelSim. Select the
multichannel_example_ver_msim.tcl script for the Verilog HDL design or the
multichannel_example_vhdl_msim.tcl script for the VHDL design.
8. Observe the behavior of the design in the ModelSim Wave window.
The oscillator meets the following specifications:
■
■
■
■
■
SFDR: 110 dB
Output Sample Rate: 200 MSPS (50 MSPS per channel)
Output Frequency: 5MHz, 2MHz, 1MHz, 500KHz
Output Phase: 0, ? /4, ? /2, ?
Frequency Resolution: 0.047 Hz
The design operates with a 200MHz clock rate and the number of channels option set
to 4. This means that the resulting waveforms have an output sample-rate of f clk /4.
Therefore, the maximum output clock frequency is 50MHz. In this case, the output
signal would have only one sample for a cycle. Figure A–2 shows the timing
relationship between Avalon-ST signals, a generated multiplexed signal stream and
de-multiplexed signal streams.
Figure A–2. Multi-Channel NCO Output Signals
clk
v alid
sin_o
A0
B0
C0
D0
A1
B1
C1
D1
A2
B2
C2
D2
startofpacket
endofpacket
sin_ch0
sin_ch1
sin_ch2
sin_ch3
NCO MegaCore Function
User Guide
A0
B0
C0
D0
A1
B1
C1
D1
November 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| EMM06DRMT-S288 | CONN EDGECARD 12POS .156 EXTEND |
| VLCF4024T-470MR44-2 | INDUCTOR POWER 47UH 0.44A SMD |
| RP10-483.3SE/N | CONV DC/DC 10W 36-75VIN 3.3VOUT |
| M3YYK-2606R | IDC CABLE - MPD26K/MC26M/MPD26K |
| M3RRK-2606R | IDC CABLE - MPR26K/MC26M/MPR26K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-NIOS | 功能描述:开发软件 Nios II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPROBER 520 | 制造商:TTi-Thurlby Thandar Instruments 功能描述:Bulk 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, POSITIONAL, ON PCB TRACK 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, 5MHZ, 2M; Test Probe Ratio:-; Connector Type A:-; Connector Type B:-; Lead Length:2m; Bandwidth:5MHz; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: NA |
| IPR-PCI/MT32 | 功能描述:开发软件 PCI 32b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/MT64 | 功能描述:开发软件 PCI 64b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/T32 | 功能描述:开发软件 PCI 32-bit Target MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。