参数资料
型号: IS45VS16160D-8BLA2
厂商: INTEGRATED SILICON SOLUTION INC
元件分类: DRAM
英文描述: 16M X 16 SYNCHRONOUS DRAM, 6 ns, PBGA54
封装: 13 X 8 MM, 0.80 MM PITCH, LEAD FREE, MS-207, BGA-54
文件页数: 13/61页
文件大小: 939K
代理商: IS45VS16160D-8BLA2
20
Integrated Silicon Solution, Inc. — www.issi.com
Rev. 00A
04/21/09
IS42VS83200D, IS42VS16160D
IS45VS83200D, IS45VS16160D
FUNCTIONAL DESCRIPTION
The256MbSDRAMsarequad-bankDRAMswhichoperate
at1.8Vandincludeasynchronousinterface(allsignals
are registered on the positive edge of the clock signal,
CLK).Eachofthe67,108,864-bitbanksisorganizedas
8,192rowsby512columnsby16bitsor8,192rowsby
1,024columnsby8bits.
ReadandwriteaccessestotheSDRAMareburstoriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVEcommandwhichisthenfollowedbyaREADor
WRITEcommand.Theaddressbitsregisteredcoincident
withtheACTIVEcommandareusedtoselectthebank
and row to be accessed (BA0andBA1selectthebank,A0-
A12selecttherow).TheaddressbitsA0-A9(x8);A0-A8(x16)
registeredcoincidentwiththeREADorWRITEcommand
are used to select the starting column location for the
burst access.
Prior to normal operation, the SDRAM must be initial-
ized.Thefollowingsectionsprovidedetailedinformation
coveringdeviceinitialization,registerdefinition,command
descriptions and device operation.
Initialization
SDRAMs must be powered up and initialized in a
predefined manner.
The256MbSDRAMisinitializedafterthepowerisapplied
toVddandVddq(simultaneously)andtheclockisstable
withDQMHighandCKEHigh.
A200sdelayisrequiredpriortoissuinganycommand
other than a COMMANDINHIBIT or a NOP.TheCOMMAND
INHIBITorNOPmaybeappliedduringthe200usperiodand
should continue at least through the end of the period.
WithatleastoneCOMMANDINHIBITorNOPcommand
havingbeenapplied,aPRECHARGEcommandshould
be applied once the 200s delay has been satisfied. All
banksmustbeprecharged.Thiswillleaveallbanksinan
idle state after which at least eight AUTOREFRESH cycles
must be performed. After the AUTOREFRESH cycles are
complete, the SDRAM is then ready for mode register
programming.
The mode register should be loaded prior to applying
any operational command because it will power up in an
unknown state.
相关PDF资料
PDF描述
IS43R32800B-5BL 8M X 32 DDR DRAM, 0.7 ns, PBGA144
IS61C512-25TI x8 SRAM
IS61C512-35J x8 SRAM
IS61C512-35JI x8 SRAM
IS61C512-35K x8 SRAM
相关代理商/技术参数
参数描述
IS4600 制造商:Isocom Components 功能描述:.
IS46D 制造商:IDEC Corporation 功能描述:Sensor inductive 18mm PNP
IS46DK 制造商:IDEC Corporation 功能描述:SENS.IND. 10-30VDC PNP NO NC
IS46DR16128-3DBLA1 功能描述:动态随机存取存储器 Automotive 2G,1.8V DDR2,128Mx16,333Mhz RoHS:否 制造商:ISSI 数据总线宽度:16 bit 组织:1 M x 16 封装 / 箱体:SOJ-42 存储容量:16 MB 最大时钟频率: 访问时间:50 ns 电源电压-最大:7 V 电源电压-最小:- 1 V 最大工作电流:90 mA 最大工作温度:+ 85 C 封装:Tube
IS46DR16128-3DBLA1-TR 功能描述:动态随机存取存储器 Automotive,2G,1.8V DDR2,128Mx16,333Mhz RoHS:否 制造商:ISSI 数据总线宽度:16 bit 组织:1 M x 16 封装 / 箱体:SOJ-42 存储容量:16 MB 最大时钟频率: 访问时间:50 ns 电源电压-最大:7 V 电源电压-最小:- 1 V 最大工作电流:90 mA 最大工作温度:+ 85 C 封装:Tube