参数资料
| 型号： | ISL35822IK |
| 厂商： | Intersil |
| 文件页数： | 27/75页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 192EBGA-B |
| 标准包装： | 90 |
| 类型： | 时钟和数据恢复（CDR），多路复用器 |
| PLL： | 无 |
| 输入： | CML |
| 输出： | CML，CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 8:8 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 3.1875Gbps |
| 电源电压： | 1.425 V ~ 1.575 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 192-EBGA |
| 供应商设备封装： | 192-EBGA-B（17x17） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
33
Note (1): These 1-byte register values are merely copied by the ISL35822 from the I2C address space on Power-up or RESET, or on any DOM read operation. If the ‘Indirect
DOM Enable’ bit (Register bit 1.C018’h.2 Table 51) is not set, a four-lane external DOM device is expected to determine the values for these registers, according
Section 11.3 in the XENPAK MSA Rev 3.0 specification. A single one-lane DOM device system will provide the values from the single DOM device here. If the
‘Indirect DOM Enable’ bit is set, the values from the “Representative” (as defined by Register bits 1.C018’h.1:0 in Table 51), lane DOM are entered here.
Note (1): User writes to these bits are not valid unless the Command Status is Idle. The Command Status will not return to Idle until being read after command
completion (either Succeed or Failed).
Note (2): At the end of a hardware RESETN or a register 1.0.15 RESET operation, if the XP_ENA pin is asserted, and the DOM control bits are set in 1.32890 (1.807A),
the ISL35822 will automatically begin a ‘Periodic update, fastest rate read’ operation.
Note (3): The rates of the periodic reads are determined by bits 4:3 of register 1.49176 (1.C018’h), see Table 51.
VENDOR-SPECIFIC PMA/PMD AND GPIO REGISTERS (1.C001’H TO 1.C01D’H)
Note (1): These values may be overwritten by the Auto-Configure operation (See “Auto-Configuring Control Registers” on page 16 and Table 92 for details).
Note (2): Internal test purposes only.
Note (3): Default values depend on setting of LX4/CX4 select LX4_MODE pin. LX4 value is shown firs
t.
Note (4): Optimum value to meet output templates. Contact BitBlitz for recommended value.
1.41076.3
LBC_High
1 = Warning Set
0 = Warning Not Set
0’b
RO
Laser Bias Current High Warning
1.41076.2
LBC_Low
0’b
RO
Laser Bias Current Low Warning
1.41076.1
LOP_High
0’b
RO
Laser Output Power High Warning
1.41076.0
LOP_Low
0’b
RO
Laser Output Power Low Warning
1.41077.15:8
Reserved
00’h
1.41077.7
ROP_High
1 = Warning Set
0 = Warn. Not Set
0’b
RO
Receive Optical Power High Warning
1.41077.6
ROP_Low
0’b
RO
Receive Optical Power Low Warning
1.41077.5:0
Reserved
00’h
Table 37. XENPAK DOM WARNING FLAGS REGISTER (Continued)
MDIO REGISTER, ADDRESS = 1.41076:7 (1.A074:5’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION(1)
Table 38. XENPAK DOM OPERATION CONTROL AND STATUS REGISTER
MDIO REGISTER, ADDRESS = 1.41216 (1.A100’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
1.41216.15:4
Reserved
0000’h
1.41216.3:2
DOM
Command
Status(1)
Current Status of DOM
Command
00’b
RO
11 = Command failed
10 = Command in progress/Queued
01 = Command complete w success
00 = Idle
1.41216.1:0
DOM
Command
Type(1)
NVR operation to be
performed
11’b(2)
R/W
00 = Single DOM Read operation
01 = Periodic update, slowest rate(3)
10 = Periodic update, intermediate rate(3)
11 = Periodic update, fastest rate(3)
Table 39. PMA CONTROL 2 REGISTER
MDIO REGISTER, ADDRESS = 1.49153 (1.C001’h)
BIT
NAME
SETTING
DEFAULT
R/W
DESCRIPTION
1.49153.15
PMA DC_O_DIS
1 = Disable, 0 = normal
0’b(1)
R/W
PMA DC Offset Disable
1.49153.14
Test
0 = normal
0’b(2) (1)
R/W
User must keep at 0.
1.49153.13
Amplitude adjust
1,0’h(1) (3)
R/W
Optimizing Setting, TBD(4)
1.49153.12:11
Reserved
0’h
1.49153.10:8
PMA_LOS_TH
0’h = 160mVp-p
1’h = 240mVp-p
2’h = 200mVp-p
3’h = 120mVp-p
4’h = 80mVp-p
else = 160mVp-p
LX4: (3) 0’h,
CX4:
03’h(1)
R/W
Set the threshold voltage for the Loss Of
Signal (LOS) detection circuit in
PMA/PMD. Nominal levels are listed for
each control value. Note that the
differential peak-to-peak value is twice that
listed.
1.49153.7:0
Reserved
00’h
ISL35822
相关PDF资料 |
PDF描述 |
|---|---|
| VI-22Y-MX-S | CONVERTER MOD DC/DC 3.3V 49.5W |
| VI-22Y-MW-S | CONVERTER MOD DC/DC 3.3V 66W |
| MS27474E16B55PA | CONN RCPT 55POS JAM NUT W/PINS |
| V24A24M300BF3 | CONVERTER MOD DC/DC 24V 300W |
| D38999/24KC4SA | CONN RCPT 4POS JAM NUT W/SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL35822LP | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer |
| ISL35822LPIK | 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| ISL36111 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:11.1Gb/s Lane Extender |
| ISL36111DRZ-EVALZ | 功能描述:EVAL BOARD FOR ISL36111DRZ RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| ISL36111DRZ-T7 | 功能描述:IC EQUALIZER REC 11.1GBPS 16QFN RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:QLx™ 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。