参数资料
| 型号： | ISL8120IRZEC |
| 厂商： | Intersil |
| 文件页数： | 18/33页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 32-QFN |
| 标准包装： | 60 |
| PWM 型： | 电压模式 |
| 输出数： | 2 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 90% |
| 电源电压： | 3 V ~ 22 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页
ISL8120IR
ISHARE (Pin 3)
This pin is used for current sharing purposes and is
configured to current share bus representing all modules’
average current. It sources 15μA offset current plus the
average current of both channels in multiphase mode or
Channel 1’s current in independent mode. The share bus
(ISHARE pins connected together) voltage (V ISHARE ) set by
an external resistor (R ISHARE ) represents the average
current level of all active channel(s). The ISHARE bus
voltage compares with each reference voltage set by each
R ISET and generates current share error signal for current
correction block of each cascaded controller. The share bus
impedance R ISHARE should be set as R ISET /N CTRL (R ISET
divided by number of active current sharing controllers).
CLKOUT/REFIN (Pin 7)
This pin has a dual function depending on the mode in which
the chip is operating. It provides clock signal to synchronize
with other ISL8120(s) with its VSEN2- pulled within 700mV
of VCC for multiphase (3-, 4-, 6-, 8-, 10-, or 12-phase)
operation. When the VSEN2- pin is not within 700mV of
VCC, ISL8120 is in dual mode (dual independent PWM
output). The clockout signal of this pin is not available in this
mode, but the ISL8120 can be synchronized to external
clock. In dual mode, this pin works as the following two
functions:
1. An external reference (0.6V target only) can be in place
of the Channel 2’s internal reference through this pin for
2. The ISL8120IRZEC operates as a dual-PWM controller
for two independent regulators with selectable phase
degree shift, which is programmed by the voltage level on
page 30).
FB1, 2 (Pins 32, 10)
These pins are the inverting inputs of the error amplifiers.
These pins should be connected to VMON1, 2 with the
compensation feedback network. No direct connection
between FB and VMON pins is allowed. With VSEN2- pulled
within 700mV of VCC, the corresponding error amplifier is
disabled and the amplifier ’s output is high impedance. FB2 is
one of the two pins to determine the relative phase
relationship between the internal clock of both channels and
COMP1, 2 (Pins 1, 9)
These pins are the error amplifier outputs. They should be
connected to FB1, 2 pins through desired compensation
networks when both channels are operating independently.
When VSEN1-, 2- are pulled within 700mV of VCC, the
corresponding error amplifier is disabled and its output
(COMP pin) is high impedance. Thus, in multiphase
operations, all other SLAVE phases’ COMP pins can tie to
18
the MASTER phase’s COMP1 pin (1 st phase), which
modulates each phase’s PWM pulse with a single voltage
feedback loop. While the error amplifier is not disabled, an
independent compensation network is required for each
cascaded IC.
VSEN1+, 2+ (Pins 29, 13)
These pins are the positive inputs of the standard unity gain
operational amplifier for differential remote sense for the
corresponding channel (Channel 1 and 2), and should be
connected to the positive rail of the load/processor. These
pins can also provide precision output voltage trimming
capability by pulling a resistor from this pin to the positive rail
of the load (trimming down) or the return (typical
VSEN1-2-pins) of the load (trimming up). The typical input
impedance of VSEN+ with respect to VSEN- is 500k Ω . By
setting the resistor divider connected from the output voltage
to the input of the differential amplifier, the desired output
voltage can be programmed. To minimize the system
accuracy error introduced by the input impedance of the
differential amplifier, a 100 Ω or less resistor is recommended
to be used for the lower leg (R OS ) of the feedback resistor
divider.
With VSEN2- pulled within 700mV of VCC, the
corresponding error amplifier is disabled and VSEN2+ is one
of the two pins to determine the relative phase relationship
between the internal clock of both channels and the
VSEN1-, 2- (Pins 30, 12)
These pins are the negative inputs of standard unity gain
operational amplifier for differential remote sense for the
corresponding regulator (Channel 1 and 2), and should be
connected to the negative rail of the load/processor.
When VSEN1-, 2- are pulled within 700mV of VCC, the
corresponding error amplifier and differential amplifier are
disabled and their outputs are high impedance. Both
VSEN2+ and FB2 input signal levels determine the relative
phases between the internal controllers as well as the
When configured as multiple power modules (with
independent voltage loop) operating in parallel, in order to
implement the current sharing control, a resistor needs to be
inserted between VSEN1- pin and output voltage negative
sense point (between VSEN1- and lower voltage sense
modules with lower load current to keep the current
distribution balanced among modules. The module with the
highest load current will automatically become the master
module. The recommended value for the VSEN1- resistor is
FN6763.2
November 11, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ISL8120IRZ | IC REG CTRLR BUCK PWM VM 32-QFN |
| ISL8121IRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
| ISL8126IRZ | IC REG CTRLR BUCK PWM VM 32-QFN |
| ISL8130IAZ | IC REG CTRLR BST FLYBK VM 20QSOP |
| ISL85001IRZ-T | IC REG BUCK ADJ 1A 12DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8120IRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZ-TEC | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZ-TK | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8121 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:3V to 20V, Two-Phase Buck PWM Controller with Integrated 4A MOSFET Drivers |
| ISL8121EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:3V to 20V, Two-Phase Buck PWM Controller with Integrated 4A MOSFET Drivers |
发布紧急采购，3分钟左右您将得到回复。