参数资料
| 型号： | ISL8120IRZEC |
| 厂商： | Intersil |
| 文件页数： | 30/33页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM VM 32-QFN |
| 标准包装： | 60 |
| PWM 型： | 电压模式 |
| 输出数： | 2 |
| 频率 - 最大： | 1.5MHz |
| 占空比： | 90% |
| 电源电压： | 3 V ~ 22 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘 |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页
ISL8120IR
VOUT
R FB
R OS
R OS
R FB
Z COMP
VCC
VSEN+
GND
VSEN-
VMON
FB
COMP
PGOOD
700mV
GAIN=1
V REF
OV/UV
COMP
ERROR AMP
PGOOD
FIGURE 22. DUAL OUTPUT VOLTAGE SENSE FOR SINGLE POINT OF FAILURE PROTECTION
Differential Amplifier for Remote Sense
used as an additional monitor of the output voltage with a
resistor divider to protect the system against single point of
VSEN+
R DIF = 500k
20k
20k
failure, which occurs in the system using the same resistor
divider for the UV/OV comparator and the output regulation.
The resistor divider ratio should be the same as the one for
the output regulation so that the correct voltage information
is provided to the OV/UV comparator. Figure 22 shows the
differential sense amplifier can directly used as a monitor
without pulling VSEN- high.
VSEN-
20k
20k
DDR and Dual Mode Operation
FIGURE 21. EQUIVALENT DIFFERENTIAL AMPLIFER
The differential remote sense buffer has a precision unity
gain resistor matching network, which has a ultra low offset
of 1mV. This true remote sensing scheme helps compensate
the droop due to load on the positive and negative rails and
maintain the high system accuracy of ±0.6%.
The output of the remote sense buffer is connected directly
to the internal OV/UV comparator. As a result, a resistor
divider should be placed on the input of the buffer for proper
regulation, as shown in Figure 24. The VMON pin should be
connected to the FB pin by a standard feedback network.
Since the input impedance of VSEN+ pin in respect to
VSEN- pin is about 500k Ω , it is highly recommended to
include this impedance into calculation and use 100 Ω or less
for the lower leg (R OS ) of the feedback resistor divider to
optimize system accuracy. Note that any RC filter at the
inputs of differential amplifier will contribute as a pole to the
overall loop compensation.
As some applications will not need the differential remote
sense, the output of the remote sense buffer can be disabled
and be placed in high impedance by pulling VSEN- within
700mV of VCC. In such an event, the VMON pin can be
30
If the CLKOUT/REFIN is less than 800mV, an external
soft-start ramp (0.6V) can be in parallel with the Channel 2’s
internal soft-start ramp for DDR/tracking applications (DDR
Mode). The output voltage (typical VTT output) of Channel 2
tracks with the input voltage (typical VDDQ*(1 + k) from
Channel 1) at the CLKOUT/REFIN pin. As for the external
input signal and internal reference signal (ramp and 0.6V), the
one with the lowest voltage will be the one to be used as the
reference comparing with FB signal. Since the UV/OV
comparator uses the same internal reference 0.6V, to
guarantee UV/OV and Pre-charged start-up functions of
Channel 2, the target voltage derived from Channel 1 (VDDQ)
should be scaled close to 0.6V, and it is suggested to be
slightly above (+2%) 0.6V with an external resistor divider,
which will have the Channel 2 use the internal 0.6V reference
after soft-start. Any capacitive load at REFIN pin should not
slow down the ramping of this input 150mV lower than the
Channel 2 internal ramp. Otherwise, the UV protection could
be fault triggered prior to the end of the soft-start. The start-up
of Channel 2 can be delayed to avoid such situation
happening, if high capacitive load presents at REFIN pin for
noise decoupling. During shutdown, Channel 2 will follow
Channel 1 until both channels drops below 87%, at which both
channels enter UV protection zone. Depending on the
FN6763.2
November 11, 2011
相关PDF资料 |
PDF描述 |
|---|---|
| ISL8120IRZ | IC REG CTRLR BUCK PWM VM 32-QFN |
| ISL8121IRZ | IC REG CTRLR BUCK PWM VM 24-QFN |
| ISL8126IRZ | IC REG CTRLR BUCK PWM VM 32-QFN |
| ISL8130IAZ | IC REG CTRLR BST FLYBK VM 20QSOP |
| ISL85001IRZ-T | IC REG BUCK ADJ 1A 12DFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL8120IRZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZ-TEC | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8120IRZ-TK | 功能描述:IC REG CTRLR BUCK PWM VM 32-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:275kHz 占空比:50% 电源电压:18 V ~ 110 V 降压:无 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:是 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 包装:带卷 (TR) |
| ISL8121 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:3V to 20V, Two-Phase Buck PWM Controller with Integrated 4A MOSFET Drivers |
| ISL8121EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:3V to 20V, Two-Phase Buck PWM Controller with Integrated 4A MOSFET Drivers |
发布紧急采购，3分钟左右您将得到回复。