
Functional Description and Application Information
Basic Timer Module - TIM (TIM16B4C)
MM912F634
Freescale Semiconductor
131
NOTE
A successful channel 3 output compare overrides any channel 2:0 compares. If forced
output compare on any channel occurs at the same time as the successful output compare
then forced output compare action will take precedence and interrupt flag will not get set.
A write to this register with the corresponding (FOC 3:0) data bit(s) set causes the action programmed for output compare on
channel “n” to occur immediately.The action taken is the same as if a successful comparison had just taken place with the TCn
register except the interrupt flag does not get set.
4.18.3.3.3
Output Compare 3 Mask Register (OC3M)
NOTE
A successful channel 3 output compare overrides any channel 2:0 compares. For each
OC3M bit that is set, the output compare action reflects the corresponding OC3D bit
Setting the OC3Mn (n ranges from 0 to 2) will set the corresponding port to be an output port when the corresponding TIOSn (n
ranges from 0 to 2) bit is set to be an output compare.
4.18.3.3.4
Output Compare 3 Data Register (OC3D)
NOTE
A channel 3 output compare will cause bits in the output compare 3 data register to transfer
to the timer port data register if the corresponding output compare 3 mask register bits are
set.
Table 156. Output Compare 3 Mask Register (OC3M)
Access: User read/write
76
543
210
R
0
000
OC3M3
OC3M2
OC3M1
OC3M0
W
Reset
0
000
00
Note:
120. Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space.
Table 157. OC3M - Register Field Descriptions
Field
Description
3-0
OC3M[3-0]
Output Compare 3 Mask “n” Channel bit
0 - Does not set the corresponding port to be an output port
1 - Sets the corresponding port to be an output port when this corresponding TIOS bit is set to be an output compare
Table 158. Output Compare 3 Data Register (OC3D)
Access: User read/write
76
543
210
R
0
OC3D3
OC3D2
OC3D1
OC3D0
W
Reset
0
000
00
Note:
121. Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space.