- 您现在的位置：买卖IC网 > PDF目录16826 > KSZ8864RMN-EVAL (Micrel Inc)BOARD EVALUATION FOR KSZ8864RMN PDF资料下载
参数资料
| 型号： | KSZ8864RMN-EVAL |
| 厂商： | Micrel Inc |
| 文件页数： | 78/111页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR KSZ8864RMN |
| 标准包装： | 1 |
| 主要目的： | 接口，以太网控制器（PHY 和 MAC） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8864RMN |
| 已供物品： | 板 |
| 相关产品： | 576-3787-ND - IC ETHERNET SW 4PORT 64QFN |
| 其它名称： | 576-3869 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页当前第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
1997 Microchip Technology Inc.
DS30444E - page 69
PIC16C9XX
11.2
I2C
Overview
This section provides an overview of the Inter-Inte-
the operation of the SSP module in I2C mode.
The I2C bus is a two-wire serial interface developed by
the Philips Corporation. The original specication, or
standard mode, was for data transfers of up to 100
Kbps. An enhanced specication, or fast mode is not
supported. This device will communicate with fast
mode devices if attached to the same bus.
The I2C interface employs a comprehensive protocol to
ensure reliable transmission and reception of data.
When transmitting data, one device is the “master”
which initiates transfer on the bus and generates the
clock signals to permit that transfer, while the other
device(s) acts as the “slave.” All portions of the slave
protocol are implemented in the SSP module’s hard-
ware, except general call support, while portions of the
master protocol need to be addressed in the
PIC16CXXX software. Table 11-2 denes some of the
I2C bus terminology. For additional information on the
I2C interface specication, refer to the Philips docu-
ment “
The I2C bus and how to use it.” #939839340011,
which can be obtained from the Philips Corporation.
In the I2C interface protocol each device has an
address. When a master wishes to initiate a data trans-
fer, it rst transmits the address of the device that it
wishes to “talk” to. All devices “listen” to see if this is
their address. Within this address, a bit species if the
master wishes to read-from/write-to the slave device.
The master and slave are always in opposite modes
(transmitter/receiver) of operation during a data trans-
fer. That is they can be thought of as operating in either
of these two relations:
Master-transmitter and Slave-receiver
Slave-transmitter and Master-receiver
In both cases the master generates the clock signal.
The output stages of the clock (SCL) and data (SDA)
lines must have an open-drain or open-collector in
order to perform the wired-AND function of the bus.
External pull-up resistors are used to ensure a high
level when no device is pulling the line down. The num-
ber of devices that may be attached to the I2C bus is
limited only by the maximum bus loading specication
of 400 pF.
11.2.1
INITIATING AND TERMINATING DATA
TRANSFER
During times of no data transfer (idle time), both the
clock line (SCL) and the data line (SDA) are pulled high
through the external pull-up resistors. The START and
STOP conditions determine the start and stop of data
transmission. The START condition is dened as a high
to low transition of the SDA when the SCL is high. The
STOP condition is dened as a low to high transition of
the SDA when the SCL is high. Figure 11-8 shows the
START and STOP conditions. The master generates
these conditions for starting and terminating data trans-
fer. Due to the denition of the START and STOP con-
ditions, when data is being transmitted, the SDA line
can only change state when the SCL line is low.
FIGURE 11-8: START AND STOP
CONDITIONS
SDA
SCL
S
P
Start
Condition
Change
of Data
Allowed
Change
of Data
Allowed
Stop
Condition
TABLE 11-2: I2C BUS TERMINOLOGY
Term
Description
Transmitter
The device that sends the data to the bus.
Receiver
The device that receives the data from the bus.
Master
The device which initiates the transfer, generates the clock and terminates the transfer.
Slave
The device addressed by a master.
Multi-master
More than one master device in a system. These masters can attempt to control the bus at the
same time without corrupting the message.
Arbitration
Procedure that ensures that only one of the master devices will control the bus. This ensure that
the transfer data does not get corrupted.
Synchronization
Procedure where the clock signals of two or more devices are synchronized.
相关PDF资料 |
PDF描述 |
|---|---|
| 362A024-3/42-0 | BOOT MOLDED |
| 0210391088 | CABLE JUMPER 1MM .203M 37POS |
| 570-002-744-200 | ASSEMBLY RECEPT 2 POS WATERPROOF |
| 202D285-4/42-0 | BOOT MOLDED |
| 0210391087 | CABLE JUMPER 1MM .178M 37POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| KSZ8864RMNI | 功能描述:以太网 IC 4-Port 10/100 Ethernet Switch w/ 2x PHYs and 2x MAC Interface - Industrial Temp RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8864RMNU | 功能描述:以太网 IC 4-Port 10/100BT Switch with MII/RMII (Automotive) RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8864RMNU TR | 制造商:Micrel Inc 功能描述:IC ETHERNET SWITCH 4PORT 64MLF |
| KSZ8873FLL | 功能描述:以太网 IC 3-Port Fast Ethernet Switch with 2x FX Ports - Lead free RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| KSZ8873FLL-EVAL | 功能描述:以太网开发工具 3-Port Fast Ethernet Switch with 2x FX Ports - Evaluation Board RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。