- 您现在的位置：买卖IC网 > PDF目录369885 > LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT350PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|优税PCM-30/E-1 |的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 20/50页 |
| 文件大小： | 1197K |
| 代理商： | LXT350PE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
LXT350
—
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
20
Datasheet
2.7.1
Loopback Modes
2.7.1.1
Local Loopback
(LLOOP)
See
Figure 5
and
Figure 6
. LLOOP inhibits the receiver circuits. The transmit clock and data inputs
(TCLK and TPOS/TNEG or TDATA) loop back through the jitter attenuator (if enabled) and
appear at RCLK and RPOS/RNEG or RDATA. Note that during LLOOP, the JASEL input is
strictly an enable/disable control, i.e. it does not affect the placement of the JA. If the JA is enabled,
it is active in the loopback circuit. If the JA is bypassed, it is not active in the loopback circuit.
The transmitter circuits are unaffected by LLOOP and the LXT350 continues to transmit the
TPOS/TNEG or TDATA inputs (or a stream of 1
’
s if TAOS is asserted). When used in this mode,
the transceiver can function as a stand-alone jitter attenuator.
In Hardware mode, Local loopback (LLOOP) is selected by setting LLOOP High; in Host mode,
by setting bit CR2.ELLOOP = 1.
Bipolar Violation Detection (BPV)
Yes
Yes
No
Logic Error Detection, QRSS (QPD)
Yes
Yes
No
HDB3 Code Violation Detection (CODEV)
No
Yes
No
HDB3 Zero violation Detection (ZEROV)
No
Yes
No
Alarm Condition Monitoring
Receive Loss of Signal (LOS) Monitoring
Yes
Yes
Yes
Receive Alarm Indication Signal (AIS) Monitoring
No
Yes
Yes
Transmit Driver Failure Monitoring
—
Open (DFMO)
No
Yes
Yes
Elastic Store Overflow and Underflow Monitoring
No
Yes
Yes
Built-In Self Test (BIST)
No
Yes
Yes
Table 6. Diagnostic Mode Availability
Diagnostic Mode
Availability
1
Host Mode
Maskable
2
Hardware
Host
1. In Hardware mode, a combination of pin settings selects the Diagnostics Modes. In Host mode, writing appropriate bits in the
Control Registers selects the Diagnostic Modes.
2. Host mode allows interrupt masking by writing a
“
1
”
to the corresponding bit in the Interrupt Clear Register.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT362PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT350QE | 制造商:LEVEL1 功能描述: |
| LXT351 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation |
| LXT351PE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT351QE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360 | 制造商:LVL1 制造商全称:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
发布紧急采购，3分钟左右您将得到回复。