- 您现在的位置：买卖IC网 > PDF目录369885 > LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT350PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|优税PCM-30/E-1 |的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 25/50页 |
| 文件大小： | 1197K |
| 代理商： | LXT350PE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
—
LXT350
Datasheet
25
2.7.3
Error Insertion and Detection
2.7.3.1
Bipolar Violation Insertion
(INSBPV)
The INSBPV function is available in Unipolar mode. Sampling occurs on the falling edge of
TCLK. A Low-to-High transition on the INSBPV pin inserts a BPV on the next available mark,
except in the four following situations:
When zero suppression (B8ZS) is not violated
When LLOOP and TAOS are both active. In this case, the BPV is looped back to the BPV pin
and the line driver transmits all ones with no violation.
When RLOOP is active
Note that when the LXT350 is configured to transmit internally generated data patterns, a BPV can
be inserted on the transmit pattern regardless of whether the device is in the Unipolar or Bipolar
mode of operation.
2.7.3.2
Logic Error Insertion
(INSLER)
When transmission of QRSS is active, a logic error is inserted into the transmit data pattern when a
Low-to-High transition occurs on the INSLER pin. Note that in QRSS mode, logic error insertion
is inhibited on a jammed bit (i.e. a bit forced to one to suppress transmission of more than 14
consecutive zeros).
The transceiver treats data patterns the same way it treats data applied to TPOS/TNEG. Therefore,
the inserted logic error will follow the data flow path as defined by the active loopback mode
2.7.3.3
Logic Error Detection
(QPD)
After pattern synchronization is detected in QRSS mode, subsequent logic errors are reported on
the QPD pin. If a logic error occurs, the QPD pin goes High for half an RCLK cycle. Note that in
Host mode, the precise relationship between QPD and RCLK depends on the value of the CLKE
pin. When CLKE is Low, QPD goes High while RCLK is High; when CLKE is High, QPD goes
High while RCLK is Low. To tally logic errors, connect an error counter to QPD. A continuous
High on this pin indicates loss of either the QRSS pattern lock or a LOS condition.
“
Quasi-Random
Signal Source (QRSS)
”
on page 23
provides additional details on QRSS pattern lock criteria.
2.7.3.4
Bipolar Violation Detection
(BPV)
When the internal encoders/decoders are disabled or when configured in Unipolar mode, bipolar
violations are reported at the BPV pin. BPV goes High for a full clock cycle to indicate receipt of a
BPV. When the encoders/decoders are enabled, the LXT350 does not report bipolar violations due
to the line coding scheme.
2.7.3.5
HDB3 Code Violation Detection
(CODEV)
An HDB3 code violation (CODEV) occurs when two consecutive bipolar violations of the same
polarity are received (refer to ITU O.161). When CODEV detection is enabled, the BPV pin goes
High for a full RCLK cycle to report a CODEV violation. Note that bipolar violations and zero
substitution violations will also be reported on the BPV pin if these options are enabled.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT362PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT350QE | 制造商:LEVEL1 功能描述: |
| LXT351 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation |
| LXT351PE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT351QE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360 | 制造商:LVL1 制造商全称:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
发布紧急采购，3分钟左右您将得到回复。