- 您现在的位置：买卖IC网 > PDF目录369885 > LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT350PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|优税PCM-30/E-1 |的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 28/50页 |
| 文件大小： | 1197K |
| 代理商： | LXT350PE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
LXT350
—
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
28
Datasheet
3.0
Register Definitions
The LXT350 contains five read/write and two read-only registers that are accessible in Host mode
via the serial I/O port.
Table 7
lists the LXT350 register addresses. Only bits A6 through A1 of the
address byte are valid (the address decoder ignores bits A7 and A0) while A0 functions as the read/
write (R/W) bit.
Table 8
identifies the name of each register bit.
Table 9
through
Table 16
describe
the function of the bits in each register.
Note that upon power-up or reset, all registers are cleared to 0.
Table 7. Register Addresses
Register
Address
1, 2
A7 - A1
Name
Abbr
Control #1
CR1
x010000
Control #2
CR2
x010001
Control #3
CR3
x010010
Interrupt Clear
ICR
x010011
Transition Status
TSR
x010100
Performance Status
PSR
x010101
Control #4
CR4
x010111
1. x = don
’
t care
2. Address A0 is the read/write (R/W) bit.
Table 8. Register and Bit Summary
Register
Bit
Name
Type
7
6
5
4
3
2
1
0
Control #1
CR1
R/W
JASEL1
JASEL0
ENCENB
UNIENB
reserved
1
EC3
EC2
EC1
Control #2
CR2
R/W
RESET
EPAT1
EPAT0
ETAOS
reserved
1
EALOOP
ELLOOP
ERLOOP
Control #3
CR3
R/W
JA6HZ
reserved
1
SBIST
EQZMON
reserved
1
ES64
ESCEN
ESJAM
Interrupt Clear
ICR
R/W
CESU
CESO
CDFMO
reserved
2
CQRSS
CAIS
reserved
2
CLOS
Transition
Status
TSR
R
ESUNF
ESOVR
TDFMO
reserved
1
TQRSS
TAIS
reserved
1
TLOS
Performance
Status
PSR
R
reserved
1
BIST
DFMO
reserved
1
QRSS
AIS
reserved
1
LOS
Control #4
CR4
R/W
reserved
1
reserved
1
reserved
1
reserved
1
COL32CM
LOS2048
ZEROV
CODEV
1. In writable registers, bits labeled
reserved
should be set to 0 (except as in note 2 below) for normal operation and ignored in
read only registers.
2. Write a 1 to this bit for normal operation.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT362PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT350QE | 制造商:LEVEL1 功能描述: |
| LXT351 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation |
| LXT351PE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT351QE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360 | 制造商:LVL1 制造商全称:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
发布紧急采购，3分钟左右您将得到回复。