- 您现在的位置：买卖IC网 > PDF目录369885 > LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT350PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|优税PCM-30/E-1 |的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 23/50页 |
| 文件大小： | 1197K |
| 代理商： | LXT350PE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
—
LXT350
Datasheet
23
2.7.1.4
Dual Loopback
(DLOOP)
See
Figure 9
. In Hardware mode, DLOOP is selected by setting both the RLOOP and LLOOP pins
High. In Host mode set bits CR2.ERLOOP = 1 and CR2.ELLOOP = 1. In DLOOP mode, the
transmit clock and data inputs (TCLK and TPOS/TNEG or TDATA) loop back through the Jitter
Attenuator (unless disabled) to RCLK and RPOS/RNEG or RDATA. The data and clock recovered
from the twisted-pair line loop back through the transmit circuits to TTIP and TRING without jitter
attenuation.
2.7.2
Internal Pattern Generation
2.7.2.1
Transmit All Ones
(TAOS)
See
Figure 10
. When TAOS is active, the transceiver ignores the TPOS and TNEG inputs and
transmits a continuous stream of 1
’
s at the TCLK frequency. When TCLK is not supplied, TAOS
timing is derived from MCLK. This can be used as the Alarm Indication Signal (AIS
–
also called
the Blue Alarm).
Both TAOS and LLOOP can operate simultaneously as shown in
Figure 5
, however, RLOOP
inhibits TAOS. When both TAOS and LLOOP are active, TCLK and TPOS/TNEG loop back to
RCLK and RPOS/RNEG (through the jitter attenuator if enabled), and the all ones pattern is also
routed to TTIP/TRING.
In Host mode, TAOS is activated when bit CR2.ETAOS = 1. In Hardware mode, setting the TAOS
pin High activates TAOS.
2.7.2.2
Quasi-Random Signal Source
(QRSS)
See
Figure 11
. For T1 operation, the Quasi-Random Signal Source (QRSS) is a 2
20
-1 pseudo-
random bit sequence (PRBS) with no more than 14 consecutive zeros. For E1 operation, QRSS is
2
15
-1 PRBS with inverted output.
Figure 9. Dual Loopback
Figure 10. TAOS Data Path
相关PDF资料 |
PDF描述 |
|---|---|
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT362PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT350QE | 制造商:LEVEL1 功能描述: |
| LXT351 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation |
| LXT351PE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT351QE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360 | 制造商:LVL1 制造商全称:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
发布紧急采购，3分钟左右您将得到回复。