- 您现在的位置：买卖IC网 > PDF目录369885 > LXT350PE PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT350PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收发器|单|优税PCM-30/E-1 |的CMOS | LDCC | 28脚|塑料 |
| 文件页数： | 44/50页 |
| 文件大小： | 1197K |
| 代理商： | LXT350PE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页
LXT350
—
T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation
44
Datasheet
Table 30. Receive Timing Characteristics for T1 Operation (See Figure 17)
Parameter
Sym
Min
Typ
1
Max
Unit
Receive clock duty cycle
2, 3
RLCKd
40
50
60
%
Receive clock pulse width
2, 3
t
PW
–
648
–
ns
Receive clock pulse width high
t
PWH
–
324
–
ns
Receive clock pulse width low
2, 3
t
PWL
260
324
388
ns
RPOS/RNEG to RCLK rising time
t
SUR
–
274
–
ns
RCLK rising to RPOS/RNEG hold time
t
HR
–
274
–
ns
1. Typical figures are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
2. RCLK duty cycle widths will vary according to extent of received pulse jitter displacement. Max and Min RCLK duty cycles
are for worst case jitter conditions.
3. Worst case conditions guaranteed by design only.
Table 31. Receive Timing Characteristics for E1 Operation (See Figure 17)
Parameter
Sym
Min
Typ
1
Max
Unit
Receive clock duty cycle
2, 3
RLCKd
40
50
60
%
Receive clock pulse width
2, 3
t
PW
–
488
–
ns
Receive clock pulse width high
t
PWH
–
244
–
ns
Receive clock pulse width low
2, 3
t
PWL
195
244
293
ns
RPOS/RNEG to RCLK rising time
t
SUR
–
194
–
ns
RCLK rising to RPOS/RNEG hold time
t
HR
–
194
–
ns
1. Typical figures are at 25
°
C and are for design aid only; not guaranteed and not subject to production testing.
2. RCLK duty cycle widths will vary according to extent of received pulse jitter displacement. Max and Min RCLK duty cycles
are for worst case jitter conditions (0.4 UI clock displacement for 1.544 MHz.)
3. Worst case conditions guaranteed by design only.
Figure 17. Receive Clock Timing
,
,
相关PDF资料 |
PDF描述 |
|---|---|
| LXT361LE | Telecommunication IC |
| LXT361PE | Telecommunication IC |
| LXT362LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT362PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT350QE | 制造商:LEVEL1 功能描述: |
| LXT351 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:T1/E1 Short Haul Transceiver with Crystal-less Jitter Attenuation |
| LXT351PE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|LDCC|28PIN|PLASTIC |
| LXT351QE | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
| LXT360 | 制造商:LVL1 制造商全称:LVL1 功能描述:Integrated T1/E1 LH/SH Transceivers for DS1/DSX-1/CSU or NTU/ISDN PRI Applications |
发布紧急采购，3分钟左右您将得到回复。