- 您现在的位置：买卖IC网 > PDF目录80565 > M68LC302CPU20VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M68LC302CPU20VCT |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件页数： | 51/128页 |
| 文件大小： | 641K |
| 代理商： | M68LC302CPU20VCT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
MC68EN302 Module Bus Controller
2-12
MC68EN302 REFERENCE MANUAL
MOTOROLA
2.10.4 Parity Pin Enable
During hardware reset, the parity pin enable bit (PPE) in the MBC register (see 2.4 Module
Bus Control (MBCTL)) is cleared, which results in the parity pins becoming inputs. Each of
the three pins is sampled for a different function, as shown in Table 2-5. After exiting
hardware reset, these pins are sampled to determine chip functions. Pullup or pulldown
resistors are required for presetting the desired state if the parity pins are to be later
programmed as input/output pins. After hardware reset, the PPE bit can be set to enable the
parity pins as outputs. The PPE bit should be set to enable parity even on reads.
2.11 INTERRUPT SUPPORT
All module bus and module bus controller interrupts are at level 5 or at level 3 if MIL is set
(See 2.5 Interrupt Extension Register (IER)). There are two sources of interrupts in the MBC:
One is the Ethernet controller; the second source is the parity error interrupt. The parity error
interrupt is the higher priority of the two. If an interrupt acknowledge cycle is generated when
both interrupts are asserted, the MBC responds to the parity error interrupt by driving its
vector onto the internal 68000 bus. Only after the parity error interrupt is cleared will the
Ethernet controller respond to an IACK cycle.
In order to accommodate an additional interrupt source within the MC68EN302, an
additional Interrupt Mode (IMOD) bit is provided in the MBC. This bit configures the Interrupt
pins as IRQ or IPL lines. This replaces the MOD bit in the Global Interrupt Mode Register
(GIMR). This means that the existing MOD bit in the Global Interrupt Mode Register (GIMR)
must always remain at zero. The IMOD bit in the IER register duplicates this function in the
MBC.
Since the MBC generates a level 5 (or level 3) interrupt, and there is no way to resolve IACK
conflicts with the external circuitry, a level 5 (or level 3) interrupt should not be asserted
externally. Figure 2-8 summarizes the interrupt configuration and priorities.
Table 2-5. Parity Pin Enable Operation
PPE = 0
PIN FUNCTION
PPE = 1
PIN FUNCTION
DISCPU
PARITY0
BUSW
PARITY1
THREES
PARITYE
相关PDF资料 |
PDF描述 |
|---|---|
| MC68030FE25C | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68331CFC16B1 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68882CRC16A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68HC11E1VFN3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
| M68LNK161X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LUQ085X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LZP195X | 制造商:Panasonic Industrial Company 功能描述:CRT |
发布紧急采购，3分钟左右您将得到回复。