- 您现在的位置：买卖IC网 > PDF目录80565 > M68LC302CPU20VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M68LC302CPU20VCT |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件页数： | 66/128页 |
| 文件大小： | 641K |
| 代理商： | M68LC302CPU20VCT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-3
Bits in the registers are R/W unless noted otherwise. Unimplemented bits will return 0 on
reads. If reserved memory locations are accessed, DTACK is not returned.
4.1.1 ETHERNET CONTROL REGISTER (ECNTRL)
The ECNTRL register controls MC68EN302 Ethernet controller operation. All implemented
bits in this register are R/W. This register is $0000 following system reset.
15–3 Reserved. Should be written to zero by the host processor. These bits are always
read as zero.
GTS—Graceful Transmit Stop.
0 = No change in Ethernet controller operation
1 = The Ethernet controller will stop transmission after all frames that are currently
being transmitted have completed. See GRA in 4.1.5 Interrupt Event Register
(INTR_EVENT).
ETHER_EN—Ethernet Enable.
0 = Reception is immediately stopped and transmission ends following the appending
of a bad CRC to any frame currently being transmitted. Buffer descriptor(s)
corresponding to an aborted transmit frame are not updated following ETHER_EN
deassertion. In this situation, the DMA, buffer descriptor and FIFO control logic is
reset along with the buffer descriptor and FIFO pointers.
1 = The Ethernet controller is enabled and reception and transmission of frames may
occur.
RESET—Ethernet Controller Reset.
0 = A reset is performed locally within the Ethernet controller. ETHER_EN is cleared
and all other Ethernet controller registers take their reset values. During Ethernet
controller reset, the Buffer Descriptor Table and the CAM Entry Table can not be
read or written. Any transmission/reception currently in progress is abruptly
aborted.
1 = The MC68EN302 Ethernet controller operates normally
4.1.2 ETHERNET DMA CONFIGURATION STATUS REGISTER (EDMA)
The EDMA register allows user control of the DMA unit and may be written only when the
ETHER_EN bit in the ECNTRL register is cleared. This register is cleared by a hardware
reset.
BDERR 6–0—Buffer descriptor error number.
15
14
13
12
11
10
98765432
1
0
0000000000000
GTS
ETHER_EN
RESET
15
14
13
12
11
10
9
8
7
6
5
43210
BDERR<6:0>
0
BDSIZE<1:0>
TSRLY
WMRK<1:0>
BLIM<2:0>
相关PDF资料 |
PDF描述 |
|---|---|
| MC68030FE25C | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68331CFC16B1 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68882CRC16A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68HC11E1VFN3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
| M68LNK161X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LUQ085X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LZP195X | 制造商:Panasonic Industrial Company 功能描述:CRT |
发布紧急采购，3分钟左右您将得到回复。