- 您现在的位置：买卖IC网 > PDF目录80565 > M68LC302CPU20VCT (FREESCALE SEMICONDUCTOR INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | M68LC302CPU20VCT |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件页数： | 82/128页 |
| 文件大小： | 641K |
| 代理商： | M68LC302CPU20VCT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页当前第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
ETHERNET Controller
4-18
MC68EN302 REFERENCE MANUAL
MOTOROLA
CSL—Carrier Sense Lost, written by Ethernet controller (only valid if L = 1).
Carrier sense dropped out or was never asserted during a collision free frame transmission.
Data Length, written by user.
Data length is the number of octets the Ethernet controller should transmit from this BD’s
data buffer. It is never modified by the Ethernet controller. The value of this field must be
greater than zero.
Tx Buffer Pointer, written by user.
The transmit buffer pointer containing the address of the associated data buffer, may be
even or odd. The buffer must reside in memory external to the MC68EN302. This value is
never modified by the Ethernet controller.
4.3 DMA AND BUFFER DESCRIPTOR LOGIC
The DMA and buffer descriptor modules transfer data between external memory and the TX/
RX FIFOs.
4.3.1 BUFFER DESCRIPTOR LOGIC
Buffer descriptors are stored in the on-chip dual-port RAM. The RAM is sufficient to store
128 buffer descriptors of 4 sixteen-bit-words. The features of the BD circuitry are as follows:
Flexible Buffer Descriptor allocation between transmit and receive;
Multiple buffers per frame
Transmit buffers may start on any byte boundary, Receive buffers must start on even
byte boundaries.
Maximum Receive Buffer size is user controllable;
The Buffer Descriptor space is divided between transmit and receive in various
configurations depending on the value of BDSIZE in the EDMA register. Table 4-2 shows
the starting and ending addresses (offset from MOBA) in the BD RAM for the four options.
The Maximum Receive Buffer Length field (MRBL) in the EMRBLR register determines the
default length of all receive buffers besides the last buffer of a frame (the last buffer is usually
shorter in length than the preceding buffers).
On the transmit side, the MC68EN302 may have up to two separate frames with open
buffers at a specific point in time. While the first frame completes the transmit process, DMA
Table 4-2. BD RAM Address Ranges
BDSIZE
TRANSMIT BUFFER
DESCRIPTOR RANGE
RECEIVE BUFFER
DESCRIPTOR RANGE
NUMBER OF TRANSMIT
BUFFERS
NUMBER OF RECEIVE
BUFFERS
$00
$C00 - $C3F
$C40 - $FFF
8
120
$01
$C00 - $C7F
$C80 - $FFF
16
112
$10
$C00 - $CFF
$D00 - $FFF
32
96
$11
$C00 - $DFF
$E00 - $FFF
64
相关PDF资料 |
PDF描述 |
|---|---|
| MC68030FE25C | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP132 |
| MC68302CPV16VC | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68331CFC16B1 | 32-BIT, 16 MHz, MICROCONTROLLER, PQFP132 |
| MC68882CRC16A | 32-BIT, MATH COPROCESSOR, CPGA68 |
| MC68HC11E1VFN3 | 8-BIT, 3 MHz, MICROCONTROLLER, PQCC52 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M68LGL061X | 制造商:Panasonic Industrial Company 功能描述:SUB ONLY CRT |
| M68LGL061XA | 制造商:Panasonic Industrial Company 功能描述:CRT OR M68LGL061X |
| M68LNK161X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LUQ085X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| M68LZP195X | 制造商:Panasonic Industrial Company 功能描述:CRT |
发布紧急采购，3分钟左右您将得到回复。