参数资料
型号: MB9AF312NPMC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
封装: 0.50 MM PITCH, PLASTIC, LQFP-100
文件页数: 33/114页
文件大小: 1357K
代理商: MB9AF312NPMC
25
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
9.1.3
Flash Clock – clkFLASH
The flash clock controls operation of the flash interface. The flash clock is usually active simultaneously with the CPU clock.
9.1.4
Asynchronous Timer Clock – clkASY
The asynchronous timer clock allows the asynchronous Timer/Counter to be clocked directly from an external clock or an
external 32kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when
the device is in sleep mode.
9.1.5
ADC Clock – clkADC
The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise
generated by digital circuitry. This gives more accurate ADC conversion results.
9.2
Clock Sources
The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the
selected source is input to the AVR clock generator, and routed to the appropriate modules.
9.2.1
Default Clock Source
The device is shipped with internal RC oscillator at 8.0MHz and with the fuse CKDIV8 programmed, resulting in 1.0MHz
system clock. The startup time is set to maximum and time-out period enabled.
(CKSEL = “0010”, SUT = “10”, CKDIV8 = “0”). The default setting ensures that all users can make their desired clock source
setting using any available programming interface.
9.2.2
Clock Startup Sequence
Any clock source needs a sufficient VCC to start oscillating and a minimum number of oscillating cycles before it can be
considered stable.
To ensure sufficient VCC, the device issues an internal reset with a time-out delay (tTOUT) after the device reset is released by
all other reset sources. Section 11. “System Control and Reset” on page 41 describes the start conditions for the internal
reset. The delay (tTOUT) is timed from the watchdog oscillator and the number of cycles in the delay is set by the SUTx and
CKSELx fuse bits. The selectable delays are shown in Table 9-2. The frequency of the watchdog oscillator is voltage
Table 9-1.
Device Clocking Options Select(1)
Device Clocking Option
CKSEL3...0
Low Power Crystal Oscillator
1111 - 1000
Full Swing Crystal Oscillator
0111 - 0110
Low Frequency Crystal Oscillator
0101 - 0100
Internal 128kHz RC Oscillator
0011
Calibrated Internal RC Oscillator
0010
External Clock
0000
Reserved
0001
Note:
1.
For all fuses “1” means unprogrammed while “0” means programmed.
Table 9-2.
Number of Watchdog Oscillator Cycles
Typ Time-out (VCC = 5.0V)
Typ Time-out (VCC = 3.0V)
Number of Cycles
0ms
0
4.1ms
4.3ms
512
65ms
69ms
8K (8,192)
相关PDF资料
PDF描述
MB9AF315NPF 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
MSM65P514-JS 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQCC68
MSM67P620-JS 16-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQCC68
MSM80C154-RS 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
MSM83C154-RS 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP40
相关代理商/技术参数
参数描述
MB9AF314LAPMC1-G-JNE2 制造商:FUJITSU 功能描述:
MB9AF314LAPMC-G-JNE2 制造商:Fujitsu 功能描述:Bulk
MB9AF314LAQN-G-AVE2 功能描述:ARM? Cortex?-M3 FM3 MB9A310A Microcontroller IC 32-Bit 40MHz 256KB (256K x 8) FLASH 64-QFN Exposed Pad (9x9) 制造商:cypress semiconductor corp 系列:FM3 MB9A310A 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 连接性:CSIO,I2C,LIN,UART/USART,USB 外设:DMA,LVD,POR,PWM,WDT I/O 数:51 程序存储容量:256KB(256K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:32K x 8 电压 - 电源(Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 9x12b 振荡器类型:内部 工作温度:-40°C ~ 105°C(TA) 封装/外壳:64-VFQFN 裸露焊盘 供应商器件封装:64-QFN 裸露焊盘(9x9) 标准包装:260
MB9AF314LPMC1-ESE1 制造商:FUJITSU 功能描述:
MB9AF314LPMC1-GE1 制造商:FUJITSU 功能描述: