参数资料
型号: MB9AF312NPMC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
封装: 0.50 MM PITCH, PLASTIC, LQFP-100
文件页数: 83/114页
文件大小: 1357K
代理商: MB9AF312NPMC
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
70
Table 14-2 summarizes the function of the overriding signals. The pin and port indexes from Figure 14-5 on page 69 are not
shown in the succeeding tables. The overriding signals are generated internally in the modules having the alternate function.
The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the
alternate function. Refer to the alternate function description for further details.
Table 14-2. Generic Description of Overriding Signals for Alternate Functions
Signal Name
Full Name
Description
PUOE
Pull-up override enable
If this signal is set, the pull-up enable is controlled by the PUOV signal. If this
signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} =
0b010.
PUOV
Pull-up override value
If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared,
regardless of the setting of the DDxn, PORTxn, and PUD register bits.
DDOE
Data direction override
enable
If this signal is set, the output driver enable is controlled by the DDOV signal.
If this signal is cleared, the output driver is enabled by the DDxn register bit.
DDOV
Data direction override
value
If DDOE is set, the output driver is enabled/disabled when DDOV is
set/cleared, regardless of the setting of the DDxn register bit.
PVOE
Port value override
Enable
If this signal is set and the output driver is enabled, the port value is controlled
by the PVOV signal. If PVOE is cleared, and the output driver is enabled, the
port value is controlled by the PORTxn register bit.
PVOV
Port Value Override
value
If PVOE is set, the port value is set to PVOV, regardless of the setting of the
PORTxn register bit.
PTOE
Port toggle override
enable
If PTOE is set, the PORTxn register bit is inverted.
DIEOE
Digital input Enable
Override Enable
If this bit is set, the digital input enable is controlled by the DIEOV signal. If
this signal is cleared, the digital input enable is determined by MCU state
(normal mode, sleep mode).
DIEOV
Digital Input enable
override value
If DIEOE is set, the digital input is enabled/disabled when DIEOV is
set/cleared, regardless of the MCU state (normal mode, sleep mode).
DI
Digital input
This is the digital input to alternate functions. In the figure, the signal is
connected to the output of the Schmitt trigger but before the synchronizer.
Unless the digital input is used as a clock source, the module with the
alternate function will use its own synchronizer.
AIO
Analog input/output
This is the analog input/output to/from alternate functions. The signal is
connected directly to the pad, and can be used bi-directionally.
相关PDF资料
PDF描述
MB9AF315NPF 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PQFP100
MSM65P514-JS 8-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQCC68
MSM67P620-JS 16-BIT, OTPROM, 10 MHz, MICROCONTROLLER, PQCC68
MSM80C154-RS 8-BIT, 12 MHz, MICROCONTROLLER, PDIP40
MSM83C154-RS 8-BIT, MROM, 12 MHz, MICROCONTROLLER, PDIP40
相关代理商/技术参数
参数描述
MB9AF314LAPMC1-G-JNE2 制造商:FUJITSU 功能描述:
MB9AF314LAPMC-G-JNE2 制造商:Fujitsu 功能描述:Bulk
MB9AF314LAQN-G-AVE2 功能描述:ARM? Cortex?-M3 FM3 MB9A310A Microcontroller IC 32-Bit 40MHz 256KB (256K x 8) FLASH 64-QFN Exposed Pad (9x9) 制造商:cypress semiconductor corp 系列:FM3 MB9A310A 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M3 核心尺寸:32-位 速度:40MHz 连接性:CSIO,I2C,LIN,UART/USART,USB 外设:DMA,LVD,POR,PWM,WDT I/O 数:51 程序存储容量:256KB(256K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:32K x 8 电压 - 电源(Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 9x12b 振荡器类型:内部 工作温度:-40°C ~ 105°C(TA) 封装/外壳:64-VFQFN 裸露焊盘 供应商器件封装:64-QFN 裸露焊盘(9x9) 标准包装:260
MB9AF314LPMC1-ESE1 制造商:FUJITSU 功能描述:
MB9AF314LPMC1-GE1 制造商:FUJITSU 功能描述: