参数资料
型号: MB9AF314NBGL
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PBGA112
封装: 0.80 MM PITCH, PLASTIC, FBGA-112
文件页数: 12/114页
文件大小: 1357K
代理商: MB9AF314NBGL
109
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
16.9.2 Clear Timer on Compare Match (CTC) Mode
In Clear Timer on Compare or CTC mode (WGM13:0 = 4 or 12), the OCR1A or ICR1 register are used to manipulate the
counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT1) matches either the OCR1A
(WGM13:0 = 4) or the ICR1 (WGM13:0 = 12). The OCR1A or ICR1 define the top value for the counter, hence also its
resolution. This mode allows greater control of the compare match output frequency. It also simplifies the operation of
counting external events.
The timing diagram for the CTC mode is shown in Figure 16-6. The counter value (TCNT1) increases until a compare match
occurs with either OCR1A or ICR1, and then counter (TCNT1) is cleared.
Figure 16-6. CTC Mode, Timing Diagram
An interrupt can be generated at each time the counter value reaches the TOP value by either using the OCF1A or ICF1 flag
according to the register used to define the TOP value. If the interrupt is enabled, the interrupt handler routine can be used
for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none
or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new
value written to OCR1A or ICR1 is lower than the current value of TCNT1, the counter will miss the compare match. The
counter will then have to count to its maximum value (0xFFFF) and wrap around starting at 0x0000 before the compare
match can occur. In many cases this feature is not desirable. An alternative will then be to use the fast PWM mode using
OCR1A for defining TOP (WGM13:0 = 15) since the OCR1A then will be double buffered.
For generating a waveform output in CTC mode, the OC1A output can be set to toggle its logical level on each compare
match by setting the Compare Output mode bits to toggle mode (COM1A1:0 = 1). The OC1A value will not be visible on the
port pin unless the data direction for the pin is set to output (DDR_OC1A = 1). The waveform generated will have a
maximum frequency of fOC1A = fclk_I/O/2 when OCR1A is set to zero (0x0000). The waveform frequency is defined by the
following equation:
The N variable represents the prescaler factor (1, 8, 64, 256, or 1024).
As for the normal mode of operation, the TOV1 flag is set in the same timer clock cycle that the counter counts from MAX to
0x0000.
12
TCNTn
(COMnA1:0 = 1)
OCnA
(Toggle)
Period
3
OCnA Interrupt Flag Set
or ICFn Interrupt Flag Set
(Interrupt on TOP)
4
fOCnA
fclk_I/O
2N
×
1 OCRnA
+
()
×
-----------------------------------------------------
=
相关PDF资料
PDF描述
MB9BF418SPMC RISC MICROCONTROLLER, PQFP144
M38802M1-XXXFS 8-BIT, MROM, 8 MHz, MICROCONTROLLER, CQCC64
MAQ281CE 16-BIT, MICROPROCESSOR, DMA64
MAS281CS 16-BIT, MICROPROCESSOR, DMA64
M37730S2ASP 16-BIT, 16 MHz, MICROCONTROLLER, PDIP64
相关代理商/技术参数
参数描述
MB9AF314NBGL-GE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core Size:32bit, No. of I/O's:83, Supply Voltage Min:2.7V, Supply Voltage Max:5.5V, Digital IC Case Style:BGA, No. of Pins:112, Program Memory Size:256KB, , RoHS Compliant: Yes
MB9AF314NPMC-GE1 制造商:FUJITSU 功能描述:
MB9AF314NPMC-G-JNE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 100LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 100LQFP, Controller Family/Series:ARM Cortex-M3, Cor
MB9AF316MAPMC-G-JNE2 制造商:Fujitsu 功能描述:Bulk
MB9AF316MPMC-G-JNE1 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 80LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 80LQFP, Controller Family/Series:ARM Cortex-M3, Core