参数资料
型号: MB9AF314NBGL
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 40 MHz, RISC MICROCONTROLLER, PBGA112
封装: 0.80 MM PITCH, PLASTIC, FBGA-112
文件页数: 69/114页
文件大小: 1357K
代理商: MB9AF314NBGL
ATmega48PA/88PA/168PA [DATASHEET]
9223F–AVR–04/14
58
12.4
Register Description
12.4.1 Moving Interrupts Between Application and Boot Space, Atmel ATmega88PA, ATmega168PA
The MCU control register controls the placement of the interrupt vector table.
MCUCR – MCU control register
Note:
BODS and BODSE only available for picoPower devices ATmega48PA/88PA/168PA
Bit 1 – IVSEL: Interrupt Vector Select
When the IVSEL bit is cleared (zero), the interrupt vectors are placed at the start of the flash memory. When this bit is set
(one), the interrupt vectors are moved to the beginning of the boot loader section of the flash. The actual address of the start
of the boot flash section is determined by the BOOTSZ Fuses. Refer to the
changes of interrupt vector tables, a special write procedure must be followed to change the IVSEL bit:
a.
Write the interrupt vector change enable (IVCE) bit to one.
b.
Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.
Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and
they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled
for four cycles. The I-bit in the status register is unaffected by the automatic disabling.
Note:
If interrupt vectors are placed in the boot loader section and boot lock bit BLB02 is programmed, interrupts are
disabled while executing from the application section. If interrupt vectors are placed in the application section
and boot lock bit BLB12 is programed, interrupts are disabled while executing from the boot loader section.
on boot lock bits.
Bit 0 – IVCE: Interrupt Vector Change Enable
The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it
is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above.
See code example below.
Bit
7
6
5
43210
BODS(1) BODSE(1)
PUD
IVSEL
IVCE
MCUCR
Read/Write
R
R/W
R
R/W
Initial Value
0
00000
Assembly Code Example
Move_interrupts:
; Enable change of Interrupt Vectors
ldi
r16, (1<<IVCE)
out
MCUCR, r16
; Move interrupts to Boot Flash section
ldi
r16, (1<<IVSEL)
out
MCUCR, r16
ret
C Code Example
void
Move_interrupts(void)
{
/* Enable change of Interrupt Vectors */
MCUCR = (1<<IVCE);
/* Move interrupts to Boot Flash section */
MCUCR = (1<<IVSEL);
}
相关PDF资料
PDF描述
MB9BF418SPMC RISC MICROCONTROLLER, PQFP144
M38802M1-XXXFS 8-BIT, MROM, 8 MHz, MICROCONTROLLER, CQCC64
MAQ281CE 16-BIT, MICROPROCESSOR, DMA64
MAS281CS 16-BIT, MICROPROCESSOR, DMA64
M37730S2ASP 16-BIT, 16 MHz, MICROCONTROLLER, PDIP64
相关代理商/技术参数
参数描述
MB9AF314NBGL-GE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 112BGA, Controller Family/Series:ARM Cortex-M3, Core Size:32bit, No. of I/O's:83, Supply Voltage Min:2.7V, Supply Voltage Max:5.5V, Digital IC Case Style:BGA, No. of Pins:112, Program Memory Size:256KB, , RoHS Compliant: Yes
MB9AF314NPMC-GE1 制造商:FUJITSU 功能描述:
MB9AF314NPMC-G-JNE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 100LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 100LQFP, Controller Family/Series:ARM Cortex-M3, Cor
MB9AF316MAPMC-G-JNE2 制造商:Fujitsu 功能描述:Bulk
MB9AF316MPMC-G-JNE1 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 80LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, CORTEX-M3, FM3, 80LQFP, Controller Family/Series:ARM Cortex-M3, Core