- 您现在的位置：买卖IC网 > PDF目录16878 > MC10XS3412DPNA (Freescale Semiconductor)IC SWITCH HIGH SIDE QUAD 24QFN PDF资料下载
参数资料
| 型号： | MC10XS3412DPNA |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 37/55页 |
| 文件大小： | 0K |
| 描述： | IC SWITCH HIGH SIDE QUAD 24QFN |
| 标准包装： | 168 |
| 类型： | 高端开关 |
| 输出数： | 4 |
| Rds（开）： | 2 x 10 毫欧，2 x 12 毫欧 |
| 内部开关： | 是 |
| 电流限制： | 5A |
| 输入电压： | 4 V ~ 28 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-PowerQFN |
| 供应商设备封装： | 24-PQFN（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Table 20. PWM Module Selection
Any bits clocked out of the Serial Output (SO) pin after the
first 16 bits will be representative of the initial message bits
PWM_en (D7) CLOCK_sel (D6)
0 X
1 0
PWM module
PWM module disabled
(default)
PWM module enabled with
external clock from IN0
clocked into the SI pin since the CS pin first transitioned to a
logic [0]. This feature is useful for daisy-chaining devices as
well as message verification.
A valid message length is determined following a CS
transition of [0] to [1]. If there is a valid message length, the
data is latched into the appropriate registers. A valid
1
1
PWM module enabled with
internal calibrated clock
message length is a multiple of 16 bits. At this time, the SO
pin is tri-stated and the fault status register is now able to
Bits D5:D4 allow the MCU to select one of two analog
Table 21. CSNS Reporting Selection
accept new fault status information.
SO data will represent information ranging from fault
status to register contents, user selected by writing to the
STATR bits OD4, OD3, OD2, OD1, and OD0. The value of
TEMP_en CSNS_en
(D5) (D4)
0 0
CSNS reporting
CSNS tri-stated (default)
the previous bits SOA4 and SOA3 will determine which
output the SO information applies to for the registers which
are output specific; viz., Fault, PWMR, CONFR0, CONFR1,
and OCR registers.
X
1
1
0
current recopy of selected output (D3:2]
bits)
temperature on GND flag
Note that the SO data will continue to reflect the
information for each output (depending on the previous
SOA4, SOA3 state) that was selected during the most recent
STATR write until changed with an updated STATR write.
Table 22. Output Current Recopy Selection
The output status register correctly reflects the status of
CSNS1 (D3)
0
0
1
1
CSNS0 (D2)
0
1
0
1
CSNS reporting
HS0 (default)
HS1
HS2
HS3
the STATR-selected register data at the time that the CS is
pulled to a logic [0] during SPI communication, and/or for the
period of time since the last valid SPI communication, with
the following exception:
? The previous SPI communication was determined to be
invalid. In this case, the status will be reported as
though the invalid SPI communication never occurred.
The GCR register disables the overvoltage protection
(D0). When this bits is [0], the overvoltage is enabled (default
value).
ADDRESS 00111 — CALIBRATION REGISTER
(CALR)
The CALR register allows the MCU to calibrate internal
SERIAL OUTPUT COMMUNICATION (DEVICE
STATUS RETURN DATA)
When the CS pin is pulled low, the output register is
loaded. Meanwhile, the data is clocked out MSB- (OD15-)
first as the new message data is clocked into the SI pin. The
first sixteen bits of data clocking out of the SO, and following
a CS transition, is dependent upon the previously written SPI
? The VPWR voltage is below 4.0 V, the status must be
ignored by the MCU.
SERIAL OUTPUT BIT ASSIGNMENT
The 16 bits of serial output data depend on the previous
serial input message, as explained in the following
paragraphs. Table 23 , summarizes SO returned data for bits
OD15 : OD0.
? Bit OD15 is the MSB; it reflects the state of the
Watchdog bit from the previously clocked-in message.
? Bits OD14:OD10 reflect the state of the bits
SOA4 : SOA0 from the previously clocked in message.
? Bit OD9 is set to logic [1] in Normal mode (NM).
? The contents of bits OD8 : OD0 depend on bits D4 : D0
from the most recent STATR command SOA4 : SOA0
word.
10XS3412
Analog Integrated Circuit Device Data ?
Freescale Semiconductor
37
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J6B-EY | CONVERTER MOD DC/DC 95V 50W |
| MAX6065AEUR+T | IC VREF SERIES PREC 5V SOT-23-3 |
| FFSD-10-S-20.00-01-N | CABLE ASSY 2X10 IDC |
| GCC15DRTH-S13 | CONN EDGECARD 30POS .100 EXTEND |
| 222D253-3/86-0 | BOOT MOLDED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC10XS3412DPNAR2 | 功能描述:电源开关 IC - 配电 Eswitch Gen3 1012 RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
| MC10XS3412JHFK | 制造商:Freescale Semiconductor 功能描述:SWITCH, QUAD, HS; Power Load Switch Type:Quad High Side; Input Voltage:5.5V; No. of Pins:24; Thermal Protection:Yes; On / Enable Input Polarity:Active Low; No. of Outputs:4; Operating Temperature Min:-40C; Operating Temperature ;RoHS Compliant: Yes |
| MC10XS3412JHFKR2 | 功能描述:电源开关 IC - 配电 RoHS:否 制造商:Freescale Semiconductor 输出端数量: 开启电阻（最大值）: 开启时间（最大值）: 关闭时间（最大值）: 工作电源电压: 电源电流（最大值）: 最大工作温度: 安装风格: 封装 / 箱体: |
| MC10XS3412KHFKR2 | 功能描述:电源开关 IC - 配电 RoHS:否 制造商:Freescale Semiconductor 输出端数量: 开启电阻（最大值）: 开启时间（最大值）: 关闭时间（最大值）: 工作电源电压: 电源电流（最大值）: 最大工作温度: 安装风格: 封装 / 箱体: |
| MC10XS3425EK | 功能描述:电源开关 IC - 配电 SPQL1025 RoHS:否 制造商:Exar 输出端数量:1 开启电阻（最大值）:85 mOhms 开启时间（最大值）:400 us 关闭时间（最大值）:20 us 工作电源电压:3.2 V to 6.5 V 电源电流（最大值）: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOT-23-5 |
发布紧急采购，3分钟左右您将得到回复。